Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
233,002 Commits 606 Branches 0 Tags 3.1 GiB
4466bef17e
Commit Graph

44 Commits

Author SHA1 Message Date
nonaka
1b7941c205 Fix various conditions with setting IMASK. 2015-01-16 07:48:16 +00:00
nonaka
7f75e37ab3 Added missing tx bpf_mtap(). 2015-01-16 06:38:27 +00:00
nonaka
c78b078a2a Replace if_attach with if_initialize and if_register. 2015-01-16 05:50:15 +00:00
nonaka
1296cd7938 Use IFQ_* macro instead of IF_*. 2015-01-16 05:36:47 +00:00
nonaka
836f08a84d Remove non-printable character. 2015-01-07 01:11:47 +00:00
nonaka
217677d4fc Preliminary support for P1023. 2014-12-27 16:19:33 +00:00
nonaka
f3b7cf62dc Revert previous accidental commit. 2014-12-20 18:03:17 +00:00
nonaka
9244f503f6 Revert previous commit. 2014-12-20 17:55:07 +00:00
matt
5f7ac26a52 When using DMA, make sure to initialize SNOOPing. 2012-07-26 18:38:10 +00:00
matt
20d6accb8c Split mdio/mii access into its own "device" and update accordingly. 
(on the P1025 the mdio functionality is separate from the etsec functions).
Provide locking for mii access.
 2012-07-22 23:46:10 +00:00
matt
09fca0b71e EHCI_USBINTR is 4 bytes long so use EOWRITE4 2012-07-20 02:14:01 +00:00
matt
007ee40a0b Map NOR as PREFETCHABLE. 2012-07-18 19:01:50 +00:00
matt
20c73c17d6 The ETSEC on the P1025 has been moved/split so the MDIO stayed in the same 
place but each ETSEC has been split into two virtual halves (G0 and G1) and
each one has a new different base address.
For some reason, tsec1 connects to phy 2 and tsec2 connects to phy 1.
Adjust config file to match
 2012-07-17 01:36:12 +00:00
matt
a8a82a563c Add support for the Freescale TWR-P1025 evaluation board and the P1025/P1016 
QorIQ processors.  XXX tsec isn't working yet on the TWR-P1025.
 2012-07-15 08:44:56 +00:00
matt
0dfd46e973 Fix a few compile problems on non-P2020 platforms. 2012-05-19 00:11:46 +00:00
matt
396f225953 The P2020 doesn't have GPIO in the same place as othe 85xx. Deal with it. 2012-05-17 16:24:09 +00:00
matt
12ca21c5bb Preserve some MACCFG2 bits 2012-05-07 23:04:22 +00:00
matt
ca66ac7ad4 Don't use the current value of maccfg2. 2012-04-20 13:51:48 +00:00
matt
f90c9c2dab Read maccfg1/maccfg2/ecntrl so we can preserve bits we don't change (like 
GMII mode).
 2012-04-19 21:32:01 +00:00
matt
54cd1fd467 Fix P2020 GPIO support (which has pins that are input/output instead of just 
input or output).
 2012-03-29 14:47:09 +00:00
matt
314c8616c7 Use the new 32-bit and ESDHC support in sdhc.c 2012-02-23 21:07:35 +00:00
matt
4fe9231763 Don't rely on being able to allocate while in a softintr. So preallocate 
all the bus_dma maps in ifinit where we can sleep.
 2012-02-21 02:08:55 +00:00
matt
e2fc350142 Fix printing of phy. 2011-10-13 19:53:30 +00:00
jym
325494fe33 Modify *ASSERTMSG() so they are now used as variadic macros. The main goal 
is to provide routines that do as KASSERT(9) says: append a message
to the panic format string when the assertion triggers, with optional
arguments.

Fix call sites to reflect the new definition.

Discussed on tech-kern@. See
http://mail-index.netbsd.org/tech-kern/2011/09/07/msg011427.html
 2011-09-27 01:02:33 +00:00
cliff
b38eb1f4b4 nuke pq3cfi_addr() and just use ga_addr; obio already sorts out getting 
address from chip select reg when cs locator is used.
 2011-08-06 05:48:01 +00:00
matt
0ccf0f52df Add simple driver to count single bit ECC errors. 2011-08-02 00:21:00 +00:00
matt
03c42f4d13 Add missing __KERNEL_RCSID 2011-08-01 17:05:16 +00:00
cliff
b9c1425819 add TNF copyright 2011-07-19 20:52:10 +00:00
dyoung
6e7a8e528f #include <sys/bus.h> not <machine/bus.h>. 2011-07-17 23:08:56 +00:00
cliff
fb19d2b789 Add support for CFI NOR, using MPC8536DS as initial example. 
Only AMD/Fujitsu command set is suported so far.
This is still work in progress, be advised.
 2011-07-15 19:19:55 +00:00
matt
125ea6a8c7 Unfinished (by far) NAND driver. 2011-06-30 04:44:26 +00:00
matt
7adff87bf3 Fix RCSID 2011-06-30 04:43:47 +00:00
matt
4d00b9f7cd Use a private bus_space for freescale eSDHC controller (only allows 
32 bit access).
 2011-06-29 06:12:10 +00:00
matt
68270447ad Add DEBUG around a variable. 2011-06-21 06:25:19 +00:00
matt
036ca983e1 struct device * -> device_t 
struct cfdata * -> cfdata_t
split device/softc (CFATTACH_DECL_NEW)
use device_accessors and device_private
constify
 2011-06-17 19:03:00 +00:00
matt
8059ca17fc Make sure initialize the ATTR registers. 2011-06-12 05:37:54 +00:00
matt
4cbd6ad850 Make sure to enable the USB interface. 2011-06-12 05:29:13 +00:00
matt
d87f482e1d Move obio softc definitions to a header so it can use by children of obio. 2011-05-28 05:27:20 +00:00
matt
b887a107e8 Move debug printfs higher. 2011-05-28 05:25:39 +00:00
matt
91d8d9869d Fix various nits related to P2020 support. 2011-03-16 05:31:03 +00:00
matt
571f57983a Use LE bus space tag for EHCI register access. 
Initialize SNOOP for all of RAM.
Use IPL_USB
 2011-02-16 18:46:37 +00:00
matt
cac052afd9 Fill in LE bus_space_tag in attach args. 2011-02-16 18:45:33 +00:00
matt
ccada5e83b Allow code to allow inclusive/exclusive locators for subdevices. 
(uses on mpc85xx to match on SVRs or not match on SVRs).
 2011-02-08 06:21:03 +00:00
matt
b8ea2c8cad Add support for BookE Freescale MPC85xx (e500 core) processors. 
Add fast softint support for PowerPC (though only booke uses it).
Redo FPU/VEC support and add e500 SPE support.
Rework trap/intrs to use a common trapframe format.
Support SOFTFLOAT (no hardfloat or fpu emulation) for BookE.
 2011-01-18 01:02:52 +00:00