Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Define a few macros as unsigned to avoid UB when later shifting them 

in ways that involve integer overflow.
This commit is contained in:
joerg 2011-05-30 13:58:23 +00:00
parent 45132449f2
commit 986345740c
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
sys/external/isc/atheros_hal/dist/ar5210/ar5210reg.h vendored
View File

@ -14,7 +14,7 @@
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
* $Id: ar5210reg.h,v 1.1.1.1 2008/12/11 04:46:30 alc Exp $
* $Id: ar5210reg.h,v 1.2 2011/05/30 13:58:23 joerg Exp $
*/
#ifndef _DEV_ATH_AR5210REG_H
#define _DEV_ATH_AR5210REG_H
@ -246,8 +246,8 @@
#define AR_SCR_SLE 0x00030000 /* sleep enable */
#define AR_SCR_SLE_S 16
#define AR_SCR_SLE_WAKE 0x00000000 /* force wake */
#define AR_SCR_SLE_SLP 0x00010000 /* force sleep */
#define AR_SCR_SLE_ALLOW 0x00020000 /* allow to control sleep */
#define AR_SCR_SLE_SLP 0x00010000U /* force sleep */
#define AR_SCR_SLE_ALLOW 0x00020000U /* allow to control sleep */
#define AR_SCR_BITS "\20\20SLE_SLP\21SLE_ALLOW"
#define AR_INTPEND_IP 0x00000001 /* interrupt pending */

6
sys/external/isc/atheros_hal/dist/ar5211/ar5211reg.h vendored
View File

@ -14,7 +14,7 @@
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
* $Id: ar5211reg.h,v 1.1.1.1 2008/12/11 04:46:34 alc Exp $
* $Id: ar5211reg.h,v 1.2 2011/05/30 13:58:24 joerg Exp $
*/
#ifndef _DEV_ATH_AR5211REG_H
#define _DEV_ATH_AR5211REG_H
@ -619,8 +619,8 @@
#define AR_SCR_SLE 0x00030000 /* sleep enable mask */
#define AR_SCR_SLE_S 16 /* sleep enable bits shift */
#define AR_SCR_SLE_WAKE 0x00000000 /* force wake */
#define AR_SCR_SLE_SLP 0x00010000 /* force sleep */
#define AR_SCR_SLE_NORM 0x00020000 /* sleep logic normal operation */
#define AR_SCR_SLE_SLP 0x00010000U /* force sleep */
#define AR_SCR_SLE_NORM 0x00020000U /* sleep logic normal operation */
#define AR_SCR_SLE_UNITS 0x00000008 /* SCR units/TU */
#define AR_SCR_BITS "\20\20SLE_SLP\21SLE"