1998-07-05 10:49:00 +04:00
|
|
|
/* $NetBSD: if_iy.c,v 1.23 1998/07/05 06:49:13 jonathan Exp $ */
|
1996-05-07 01:36:51 +04:00
|
|
|
/* #define IYDEBUG */
|
|
|
|
/* #define IYMEMDEBUG */
|
|
|
|
/*-
|
|
|
|
* Copyright (c) 1996 Ignatios Souvatzis.
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
|
|
* must display the following acknowledgement:
|
|
|
|
* This product contains software developed by Ignatios Souvatzis for
|
|
|
|
* the NetBSD project.
|
|
|
|
* 4. The names of the author may not be used to endorse or promote products
|
|
|
|
* derived from this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
1998-07-05 04:51:04 +04:00
|
|
|
#include "opt_inet.h"
|
1998-07-05 10:49:00 +04:00
|
|
|
#include "opt_ns.h"
|
1996-05-07 01:36:51 +04:00
|
|
|
#include "bpfilter.h"
|
1997-10-15 09:55:13 +04:00
|
|
|
#include "rnd.h"
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
#include <sys/mbuf.h>
|
|
|
|
#include <sys/buf.h>
|
|
|
|
#include <sys/protosw.h>
|
|
|
|
#include <sys/socket.h>
|
|
|
|
#include <sys/ioctl.h>
|
|
|
|
#include <sys/errno.h>
|
|
|
|
#include <sys/syslog.h>
|
|
|
|
#include <sys/device.h>
|
1997-10-15 09:55:13 +04:00
|
|
|
#if NRND > 0
|
|
|
|
#include <sys/rnd.h>
|
|
|
|
#endif
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#include <net/if.h>
|
|
|
|
#include <net/if_types.h>
|
|
|
|
#include <net/if_dl.h>
|
1997-03-15 21:09:08 +03:00
|
|
|
|
|
|
|
#include <net/if_ether.h>
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#if NBPFILTER > 0
|
|
|
|
#include <net/bpf.h>
|
|
|
|
#include <net/bpfdesc.h>
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef INET
|
|
|
|
#include <netinet/in.h>
|
|
|
|
#include <netinet/in_systm.h>
|
|
|
|
#include <netinet/in_var.h>
|
|
|
|
#include <netinet/ip.h>
|
1997-03-15 21:09:08 +03:00
|
|
|
#include <netinet/if_inarp.h>
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef NS
|
|
|
|
#include <netns/ns.h>
|
|
|
|
#include <netns/ns_if.h>
|
|
|
|
#endif
|
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
#if defined(SIOCSIFMEDIA)
|
|
|
|
#include <net/if_media.h>
|
|
|
|
#endif
|
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
#include <vm/vm.h>
|
|
|
|
|
|
|
|
#include <machine/cpu.h>
|
1996-07-25 22:59:12 +04:00
|
|
|
#include <machine/bus.h>
|
1996-05-13 03:51:23 +04:00
|
|
|
#include <machine/intr.h>
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#include <dev/isa/isareg.h>
|
|
|
|
#include <dev/isa/isavar.h>
|
|
|
|
#include <dev/ic/i82595reg.h>
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
#define ETHER_MIN_LEN (ETHERMIN + sizeof(struct ether_header) + 4)
|
|
|
|
#define ETHER_MAX_LEN (ETHERMTU + sizeof(struct ether_header) + 4)
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Ethernet status, per interface.
|
|
|
|
*/
|
|
|
|
struct iy_softc {
|
|
|
|
struct device sc_dev;
|
|
|
|
void *sc_ih;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t sc_iot;
|
|
|
|
bus_space_handle_t sc_ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
struct ethercom sc_ethercom;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
struct ifmedia iy_ifmedia;
|
|
|
|
int iy_media;
|
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
int mappedirq;
|
|
|
|
|
|
|
|
int hard_vers;
|
|
|
|
|
|
|
|
int promisc;
|
|
|
|
|
|
|
|
int sram, tx_size, rx_size;
|
|
|
|
|
|
|
|
int tx_start, tx_end, tx_last;
|
|
|
|
int rx_start;
|
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
|
|
|
int sc_debug;
|
|
|
|
#endif
|
1997-10-15 09:55:13 +04:00
|
|
|
|
|
|
|
#if NRND > 0
|
|
|
|
rndsource_element_t rnd_source;
|
|
|
|
#endif
|
1996-05-07 01:36:51 +04:00
|
|
|
};
|
|
|
|
|
1996-05-07 05:55:13 +04:00
|
|
|
void iywatchdog __P((struct ifnet *));
|
1996-05-07 01:36:51 +04:00
|
|
|
int iyioctl __P((struct ifnet *, u_long, caddr_t));
|
|
|
|
int iyintr __P((void *));
|
|
|
|
void iyinit __P((struct iy_softc *));
|
|
|
|
void iystop __P((struct iy_softc *));
|
|
|
|
void iystart __P((struct ifnet *));
|
|
|
|
|
|
|
|
void iy_intr_rx __P((struct iy_softc *));
|
|
|
|
void iy_intr_tx __P((struct iy_softc *));
|
|
|
|
|
|
|
|
void iyreset __P((struct iy_softc *));
|
|
|
|
void iy_readframe __P((struct iy_softc *, int));
|
|
|
|
void iy_drop_packet_buffer __P((struct iy_softc *));
|
|
|
|
void iy_find_mem_size __P((struct iy_softc *));
|
|
|
|
void iyrint __P((struct iy_softc *));
|
|
|
|
void iytint __P((struct iy_softc *));
|
|
|
|
void iyxmit __P((struct iy_softc *));
|
1996-10-22 02:34:38 +04:00
|
|
|
void iyget __P((struct iy_softc *, bus_space_tag_t, bus_space_handle_t, int));
|
1996-05-07 01:36:51 +04:00
|
|
|
void iyprobemem __P((struct iy_softc *));
|
1997-03-15 21:09:08 +03:00
|
|
|
static __inline void eepromwritebit __P((bus_space_tag_t, bus_space_handle_t,
|
|
|
|
int));
|
|
|
|
static __inline int eepromreadbit __P((bus_space_tag_t, bus_space_handle_t));
|
1996-05-07 01:36:51 +04:00
|
|
|
/*
|
|
|
|
* void iymeminit __P((void *, struct iy_softc *));
|
|
|
|
* static int iy_mc_setup __P((struct iy_softc *, void *));
|
|
|
|
* static void iy_mc_reset __P((struct iy_softc *));
|
|
|
|
*/
|
|
|
|
#ifdef IYDEBUGX
|
|
|
|
void print_rbd __P((volatile struct iy_recv_buf_desc *));
|
|
|
|
|
|
|
|
int in_ifrint = 0;
|
|
|
|
int in_iftint = 0;
|
|
|
|
#endif
|
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
int iy_mediachange __P((struct ifnet *));
|
|
|
|
void iy_mediastatus __P((struct ifnet *, struct ifmediareq *));
|
|
|
|
|
1997-11-30 18:31:23 +03:00
|
|
|
int iyprobe __P((struct device *, struct cfdata *, void *));
|
1996-05-07 01:36:51 +04:00
|
|
|
void iyattach __P((struct device *, struct device *, void *));
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
static u_int16_t eepromread __P((bus_space_tag_t, bus_space_handle_t, int));
|
|
|
|
|
|
|
|
static int eepromreadall __P((bus_space_tag_t, bus_space_handle_t, u_int16_t *,
|
|
|
|
int));
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
struct cfattach iy_ca = {
|
|
|
|
sizeof(struct iy_softc), iyprobe, iyattach
|
|
|
|
};
|
|
|
|
|
|
|
|
static u_int8_t eepro_irqmap[] = EEPP_INTMAP;
|
|
|
|
static u_int8_t eepro_revirqmap[] = EEPP_RINTMAP;
|
|
|
|
|
|
|
|
int
|
|
|
|
iyprobe(parent, match, aux)
|
|
|
|
struct device *parent;
|
1997-11-30 18:31:23 +03:00
|
|
|
struct cfdata *match;
|
|
|
|
void *aux;
|
1996-05-07 01:36:51 +04:00
|
|
|
{
|
|
|
|
struct isa_attach_args *ia = aux;
|
|
|
|
u_int16_t eaddr[8];
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
u_int8_t c, d;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = ia->ia_iot;
|
1997-10-18 18:09:52 +04:00
|
|
|
|
|
|
|
if (ia->ia_iobase == IOBASEUNK)
|
|
|
|
return 0;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
if (bus_space_map(iot, ia->ia_iobase, 16, 0, &ioh))
|
1997-03-15 21:09:08 +03:00
|
|
|
return 0;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-07-25 22:59:12 +04:00
|
|
|
/* try to find the round robin sig: */
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
c = bus_space_read_1(iot, ioh, ID_REG);
|
1997-03-15 21:09:08 +03:00
|
|
|
if ((c & ID_REG_MASK) != ID_REG_SIG)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
d = bus_space_read_1(iot, ioh, ID_REG);
|
1997-03-15 21:09:08 +03:00
|
|
|
if ((d & ID_REG_MASK) != ID_REG_SIG)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
if (((d-c) & R_ROBIN_BITS) != 0x40)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
d = bus_space_read_1(iot, ioh, ID_REG);
|
1997-03-15 21:09:08 +03:00
|
|
|
if ((d & ID_REG_MASK) != ID_REG_SIG)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
if (((d-c) & R_ROBIN_BITS) != 0x80)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
d = bus_space_read_1(iot, ioh, ID_REG);
|
1997-03-15 21:09:08 +03:00
|
|
|
if ((d & ID_REG_MASK) != ID_REG_SIG)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
if (((d-c) & R_ROBIN_BITS) != 0xC0)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
d = bus_space_read_1(iot, ioh, ID_REG);
|
1997-03-15 21:09:08 +03:00
|
|
|
if ((d & ID_REG_MASK) != ID_REG_SIG)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
if (((d-c) & R_ROBIN_BITS) != 0x00)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1997-03-15 21:09:08 +03:00
|
|
|
printf("iyprobe verified working ID reg.\n");
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
if (eepromreadall(iot, ioh, eaddr, 8))
|
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
if (ia->ia_irq == IRQUNK)
|
|
|
|
ia->ia_irq = eepro_irqmap[eaddr[EEPPW1] & EEPP_Int];
|
|
|
|
|
|
|
|
if (ia->ia_irq >= sizeof(eepro_revirqmap))
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
if (eepro_revirqmap[ia->ia_irq] == 0xff)
|
1996-07-25 22:59:12 +04:00
|
|
|
goto out;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
/* now lets reset the chip */
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, COMMAND_REG, RESET_CMD);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(200);
|
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
ia->ia_iosize = 16;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_unmap(iot, ioh, 16);
|
1996-05-07 01:36:51 +04:00
|
|
|
return 1; /* found */
|
1996-07-25 22:59:12 +04:00
|
|
|
out:
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_unmap(iot, ioh, 16);
|
1996-07-25 22:59:12 +04:00
|
|
|
return 0;
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
iyattach(parent, self, aux)
|
|
|
|
struct device *parent, *self;
|
|
|
|
void *aux;
|
|
|
|
{
|
|
|
|
struct iy_softc *sc = (void *)self;
|
|
|
|
struct isa_attach_args *ia = aux;
|
1997-03-15 21:09:08 +03:00
|
|
|
struct ifnet *ifp = &sc->sc_ethercom.ec_if;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1997-03-15 21:09:08 +03:00
|
|
|
unsigned temp;
|
|
|
|
u_int16_t eaddr[8];
|
|
|
|
u_int8_t myaddr[ETHER_ADDR_LEN];
|
|
|
|
int eirq;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
iot = ia->ia_iot;
|
|
|
|
|
1997-10-20 22:43:03 +04:00
|
|
|
if (bus_space_map(iot, ia->ia_iobase, 16, 0, &ioh)) {
|
|
|
|
printf(": can't map i/o space\n");
|
|
|
|
return;
|
|
|
|
}
|
1997-03-15 21:09:08 +03:00
|
|
|
|
|
|
|
sc->sc_iot = iot;
|
|
|
|
sc->sc_ioh = ioh;
|
|
|
|
|
|
|
|
sc->mappedirq = eepro_revirqmap[ia->ia_irq];
|
|
|
|
|
|
|
|
/* now let's reset the chip */
|
|
|
|
|
|
|
|
bus_space_write_1(iot, ioh, COMMAND_REG, RESET_CMD);
|
|
|
|
delay(200);
|
|
|
|
|
|
|
|
iyprobemem(sc);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-05-07 05:55:13 +04:00
|
|
|
bcopy(sc->sc_dev.dv_xname, ifp->if_xname, IFNAMSIZ);
|
|
|
|
ifp->if_softc = sc;
|
1996-05-07 01:36:51 +04:00
|
|
|
ifp->if_start = iystart;
|
|
|
|
ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_NOTRAILERS;
|
|
|
|
/* XXX todo: | IFF_MULTICAST */
|
|
|
|
|
|
|
|
ifp->if_ioctl = iyioctl;
|
|
|
|
ifp->if_watchdog = iywatchdog;
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
(void)eepromreadall(iot, ioh, eaddr, 8);
|
|
|
|
sc->hard_vers = eaddr[EEPW6] & EEPP_BoardRev;
|
|
|
|
|
|
|
|
#ifdef DIAGNOSTICS
|
|
|
|
if ((eaddr[EEPPEther0] !=
|
|
|
|
eepromread(iot, ioh, EEPPEther0a)) &&
|
|
|
|
(eaddr[EEPPEther1] !=
|
|
|
|
eepromread(iot, ioh, EEPPEther1a)) &&
|
|
|
|
(eaddr[EEPPEther2] !=
|
|
|
|
eepromread(iot, ioh, EEPPEther2a)))
|
|
|
|
|
|
|
|
printf("EEPROM Ethernet address differs from copy\n");
|
|
|
|
#endif
|
|
|
|
|
|
|
|
myaddr[1] = eaddr[EEPPEther0] & 0xFF;
|
|
|
|
myaddr[0] = eaddr[EEPPEther0] >> 8;
|
|
|
|
myaddr[3] = eaddr[EEPPEther1] & 0xFF;
|
|
|
|
myaddr[2] = eaddr[EEPPEther1] >> 8;
|
|
|
|
myaddr[5] = eaddr[EEPPEther2] & 0xFF;
|
|
|
|
myaddr[4] = eaddr[EEPPEther2] >> 8;
|
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
ifmedia_init(&sc->iy_ifmedia, 0, iy_mediachange, iy_mediastatus);
|
|
|
|
ifmedia_add(&sc->iy_ifmedia, IFM_ETHER | IFM_10_2, 0, NULL);
|
|
|
|
ifmedia_add(&sc->iy_ifmedia, IFM_ETHER | IFM_10_5, 0, NULL);
|
|
|
|
ifmedia_add(&sc->iy_ifmedia, IFM_ETHER | IFM_10_T, 0, NULL);
|
|
|
|
ifmedia_add(&sc->iy_ifmedia, IFM_ETHER | IFM_AUTO, 0, NULL);
|
|
|
|
ifmedia_set(&sc->iy_ifmedia, IFM_ETHER | IFM_AUTO);
|
1996-05-07 01:36:51 +04:00
|
|
|
/* Attach the interface. */
|
|
|
|
if_attach(ifp);
|
1997-03-15 21:09:08 +03:00
|
|
|
ether_ifattach(ifp, myaddr);
|
|
|
|
printf(": address %s, rev. %d, %d kB\n",
|
|
|
|
ether_sprintf(myaddr),
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->hard_vers, sc->sram/1024);
|
1997-03-15 21:09:08 +03:00
|
|
|
|
|
|
|
eirq = eepro_irqmap[eaddr[EEPPW1] & EEPP_Int];
|
|
|
|
if (eirq != ia->ia_irq)
|
|
|
|
printf("%s: EEPROM irq setting %d ignored\n",
|
|
|
|
sc->sc_dev.dv_xname, eirq);
|
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
#if NBPFILTER > 0
|
1997-03-15 21:09:08 +03:00
|
|
|
bpfattach(&ifp->if_bpf, ifp, DLT_EN10MB, sizeof(struct ether_header));
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
|
|
|
|
sc->sc_ih = isa_intr_establish(ia->ia_ic, ia->ia_irq, IST_EDGE,
|
|
|
|
IPL_NET, iyintr, sc);
|
1997-03-15 21:09:08 +03:00
|
|
|
|
1997-10-15 09:55:13 +04:00
|
|
|
#if NRND > 0
|
|
|
|
rnd_attach_source(&sc->rnd_source, sc->sc_dev.dv_xname, RND_TYPE_NET);
|
|
|
|
#endif
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
temp = bus_space_read_1(iot, ioh, INT_NO_REG);
|
|
|
|
bus_space_write_1(iot, ioh, INT_NO_REG, (temp & 0xf8) | sc->mappedirq);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
iystop(sc)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
{
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
|
|
|
u_int p, v;
|
|
|
|
#endif
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = sc->sc_iot;
|
1996-07-25 22:59:12 +04:00
|
|
|
ioh = sc->sc_ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, COMMAND_REG, RCV_DISABLE_CMD);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, INT_MASK_REG, ALL_INTS);
|
|
|
|
bus_space_write_1(iot, ioh, STATUS_REG, ALL_INTS);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, COMMAND_REG, RESET_CMD);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(200);
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: dumping tx chain (st 0x%x end 0x%x last 0x%x)\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, sc->tx_start, sc->tx_end, sc->tx_last);
|
|
|
|
p = sc->tx_last;
|
|
|
|
if (!p)
|
|
|
|
p = sc->tx_start;
|
|
|
|
do {
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, p);
|
|
|
|
v = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("0x%04x: %b ", p, v, "\020\006Ab\010Dn");
|
1996-10-22 02:34:38 +04:00
|
|
|
v = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("0x%b", v, "\020\6MAX_COL\7HRT_BEAT\010TX_DEF\011UND_RUN\012JERR\013LST_CRS\014LTCOL\016TX_OK\020COLL");
|
1996-10-22 02:34:38 +04:00
|
|
|
p = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-10-13 05:37:04 +04:00
|
|
|
printf(" 0x%04x", p);
|
1996-10-22 02:34:38 +04:00
|
|
|
v = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-10-13 05:37:04 +04:00
|
|
|
printf(" 0x%b\n", v, "\020\020Ch");
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
} while (v & 0x8000);
|
|
|
|
#endif
|
|
|
|
sc->tx_start = sc->tx_end = sc->rx_size;
|
|
|
|
sc->tx_last = 0;
|
1997-03-15 21:09:08 +03:00
|
|
|
sc->sc_ethercom.ec_if.if_flags &= ~(IFF_RUNNING|IFF_OACTIVE);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
iyreset(sc)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
{
|
|
|
|
int s;
|
|
|
|
s = splimp();
|
|
|
|
iystop(sc);
|
|
|
|
iyinit(sc);
|
|
|
|
splx(s);
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
iyinit(sc)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
unsigned temp;
|
|
|
|
struct ifnet *ifp;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = sc->sc_iot;
|
1996-07-25 22:59:12 +04:00
|
|
|
ioh = sc->sc_ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
ifp = &sc->sc_ethercom.ec_if;
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("ifp is %p\n", ifp);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, 0, BANK_SEL(2));
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, EEPROM_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
if (temp & 0x10)
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, temp & ~0x10);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
for (i=0; i<6; ++i) {
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, I_ADD(i), LLADDR(ifp->if_sadl)[i]);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, REG1);
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, REG1,
|
|
|
|
temp | XMT_CHAIN_INT | XMT_CHAIN_ERRSTOP | RCV_DISCARD_BAD);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, RECV_MODES_REG);
|
|
|
|
bus_space_write_1(iot, ioh, RECV_MODES_REG, temp | MATCH_BRDCST);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: RECV_MODES were %b set to %b\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname,
|
|
|
|
temp, "\020\1PRMSC\2NOBRDST\3SEECRC\4LENGTH\5NOSaIns\6MultiIA",
|
|
|
|
temp|MATCH_BRDCST,
|
|
|
|
"\020\1PRMSC\2NOBRDST\3SEECRC\4LENGTH\5NOSaIns\6MultiIA");
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
delay(500000); /* for the hardware to test for the connector */
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, MEDIA_SELECT);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: media select was 0x%b ", sc->sc_dev.dv_xname,
|
1996-05-07 01:36:51 +04:00
|
|
|
temp, "\020\1LnkInDis\2PolCor\3TPE\4JabberDis\5NoAport\6BNC");
|
|
|
|
#endif
|
1996-05-22 19:39:43 +04:00
|
|
|
temp = (temp & TEST_MODE_MASK);
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
switch(IFM_SUBTYPE(sc->iy_ifmedia.ifm_media)) {
|
|
|
|
case IFM_10_5:
|
1996-07-25 22:59:12 +04:00
|
|
|
temp &= ~ (BNC_BIT | TPE_BIT);
|
|
|
|
break;
|
1996-05-22 19:39:43 +04:00
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
case IFM_10_2:
|
1997-03-15 21:09:08 +03:00
|
|
|
temp = (temp & ~TPE_BIT) | BNC_BIT;
|
1996-07-25 22:59:12 +04:00
|
|
|
break;
|
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
case IFM_10_T:
|
1997-03-15 21:09:08 +03:00
|
|
|
temp = (temp & ~BNC_BIT) | TPE_BIT;
|
1996-07-25 22:59:12 +04:00
|
|
|
break;
|
1996-05-22 19:39:43 +04:00
|
|
|
default:
|
1996-07-25 22:59:12 +04:00
|
|
|
/* nothing; leave as it is */
|
1996-05-22 19:39:43 +04:00
|
|
|
}
|
1997-12-02 12:34:03 +03:00
|
|
|
switch (temp & (BNC_BIT | TPE_BIT)) {
|
|
|
|
case BNC_BIT:
|
|
|
|
sc->iy_media = IFM_ETHER | IFM_10_2;
|
|
|
|
break;
|
|
|
|
case TPE_BIT:
|
|
|
|
sc->iy_media = IFM_ETHER | IFM_10_T;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
sc->iy_media = IFM_ETHER | IFM_10_5;
|
|
|
|
}
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, MEDIA_SELECT, temp);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("changed to 0x%b\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
temp, "\020\1LnkInDis\2PolCor\3TPE\4JabberDis\5NoAport\6BNC");
|
|
|
|
#endif
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, 0, BANK_SEL(0));
|
|
|
|
bus_space_write_1(iot, ioh, INT_MASK_REG, ALL_INTS);
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, 0, BANK_SEL(1));
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, INT_NO_REG);
|
|
|
|
bus_space_write_1(iot, ioh, INT_NO_REG, (temp & 0xf8) | sc->mappedirq);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: int no was %b\n", sc->sc_dev.dv_xname,
|
1996-05-07 01:36:51 +04:00
|
|
|
temp, "\020\4bad_irq\010flash/boot present");
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, INT_NO_REG);
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: int no now 0x%02x\n", sc->sc_dev.dv_xname,
|
1996-05-07 01:36:51 +04:00
|
|
|
temp, "\020\4BAD IRQ\010flash/boot present");
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, RCV_LOWER_LIMIT_REG, 0);
|
|
|
|
bus_space_write_1(iot, ioh, RCV_UPPER_LIMIT_REG, (sc->rx_size - 2) >> 8);
|
|
|
|
bus_space_write_1(iot, ioh, XMT_LOWER_LIMIT_REG, sc->rx_size >> 8);
|
|
|
|
bus_space_write_1(iot, ioh, XMT_UPPER_LIMIT_REG, sc->sram >> 8);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, REG1);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: HW access is %b\n", sc->sc_dev.dv_xname,
|
1996-05-07 01:36:51 +04:00
|
|
|
temp, "\020\2WORD_WIDTH\010INT_ENABLE");
|
|
|
|
#endif
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, REG1, temp | INT_ENABLE); /* XXX what about WORD_WIDTH? */
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1996-10-22 02:34:38 +04:00
|
|
|
temp = bus_space_read_1(iot, ioh, REG1);
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: HW access is %b\n", sc->sc_dev.dv_xname,
|
1996-05-07 01:36:51 +04:00
|
|
|
temp, "\020\2WORD_WIDTH\010INT_ENABLE");
|
|
|
|
#endif
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, 0, BANK_SEL(0));
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, INT_MASK_REG, ALL_INTS & ~(RX_BIT|TX_BIT));
|
|
|
|
bus_space_write_1(iot, ioh, STATUS_REG, ALL_INTS); /* clear ints */
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, RCV_START_LOW, 0);
|
|
|
|
bus_space_write_2(iot, ioh, RCV_STOP_LOW, sc->rx_size - 2);
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->rx_start = 0;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, 0, SEL_RESET_CMD);
|
1997-03-15 21:09:08 +03:00
|
|
|
delay(200);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, XMT_ADDR_REG, sc->rx_size);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
sc->tx_start = sc->tx_end = sc->rx_size;
|
|
|
|
sc->tx_last = 0;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, 0, RCV_ENABLE_CMD);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
ifp->if_flags |= IFF_RUNNING;
|
|
|
|
ifp->if_flags &= ~IFF_OACTIVE;
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
iystart(ifp)
|
|
|
|
struct ifnet *ifp;
|
|
|
|
{
|
|
|
|
struct iy_softc *sc;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
struct mbuf *m0, *m;
|
|
|
|
u_int len, pad, last, end;
|
|
|
|
u_int llen, residual;
|
|
|
|
int avail;
|
|
|
|
caddr_t data;
|
|
|
|
u_int16_t resval, stat;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("iystart called\n");
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
if ((ifp->if_flags & (IFF_RUNNING | IFF_OACTIVE)) != IFF_RUNNING)
|
|
|
|
return;
|
|
|
|
|
1996-05-07 05:55:13 +04:00
|
|
|
sc = ifp->if_softc;
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = sc->sc_iot;
|
1996-07-25 22:59:12 +04:00
|
|
|
ioh = sc->sc_ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
while ((m0 = ifp->if_snd.ifq_head) != NULL) {
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: trying to write another packet to the hardware\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* We need to use m->m_pkthdr.len, so require the header */
|
|
|
|
if ((m0->m_flags & M_PKTHDR) == 0)
|
|
|
|
panic("iystart: no header mbuf");
|
|
|
|
|
|
|
|
len = m0->m_pkthdr.len;
|
|
|
|
pad = len & 1;
|
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: length is %d.\n", sc->sc_dev.dv_xname, len);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
if (len < ETHER_MIN_LEN) {
|
|
|
|
pad = ETHER_MIN_LEN - len;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (len + pad > ETHER_MAX_LEN) {
|
|
|
|
/* packet is obviously too large: toss it */
|
|
|
|
++ifp->if_oerrors;
|
|
|
|
IF_DEQUEUE(&ifp->if_snd, m0);
|
|
|
|
m_freem(m0);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if NBPFILTER > 0
|
|
|
|
if (ifp->if_bpf)
|
|
|
|
bpf_mtap(ifp->if_bpf, m0);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
avail = sc->tx_start - sc->tx_end;
|
|
|
|
if (avail <= 0)
|
|
|
|
avail += sc->tx_size;
|
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: avail is %d.\n", sc->sc_dev.dv_xname, avail);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
/*
|
|
|
|
* we MUST RUN at splnet here ---
|
|
|
|
* XXX todo: or even turn off the boards ints ??? hm...
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* See if there is room to put another packet in the buffer. */
|
|
|
|
|
|
|
|
if ((len+pad+2*I595_XMT_HDRLEN) > avail) {
|
1998-02-03 19:22:01 +03:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: len = %d, avail = %d, setting OACTIVE\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, len, avail);
|
1998-02-03 19:22:01 +03:00
|
|
|
#endif
|
1996-05-07 01:36:51 +04:00
|
|
|
ifp->if_flags |= IFF_OACTIVE;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* we know it fits in the hardware now, so dequeue it */
|
|
|
|
IF_DEQUEUE(&ifp->if_snd, m0);
|
|
|
|
|
|
|
|
last = sc->tx_end;
|
|
|
|
end = last + pad + len + I595_XMT_HDRLEN;
|
|
|
|
|
|
|
|
if (end >= sc->sram) {
|
|
|
|
if ((sc->sram - last) <= I595_XMT_HDRLEN) {
|
|
|
|
/* keep header in one piece */
|
|
|
|
last = sc->rx_size;
|
|
|
|
end = last + pad + len + I595_XMT_HDRLEN;
|
|
|
|
} else
|
|
|
|
end -= sc->tx_size;
|
|
|
|
}
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, last);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, XMT_CMD);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, 0);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, 0);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, len + pad);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
residual = resval = 0;
|
|
|
|
|
|
|
|
while ((m = m0)!=0) {
|
|
|
|
data = mtod(m, caddr_t);
|
|
|
|
llen = m->m_len;
|
|
|
|
if (residual) {
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: merging residual with next mbuf.\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname);
|
|
|
|
#endif
|
|
|
|
resval |= *data << 8;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, resval);
|
1996-05-07 01:36:51 +04:00
|
|
|
--llen;
|
|
|
|
++data;
|
|
|
|
}
|
|
|
|
if (llen > 1)
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_multi_2(iot, ioh, MEM_PORT_REG,
|
1996-07-25 22:59:12 +04:00
|
|
|
data, llen>>1);
|
1996-05-07 01:36:51 +04:00
|
|
|
residual = llen & 1;
|
|
|
|
if (residual) {
|
|
|
|
resval = *(data + llen - 1);
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: got odd mbuf to send.\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
MFREE(m, m0);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (residual)
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, resval);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
pad >>= 1;
|
|
|
|
while (pad-- > 0)
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, 0);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: new last = 0x%x, end = 0x%x.\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, last, end);
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: old start = 0x%x, end = 0x%x, last = 0x%x\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, sc->tx_start, sc->tx_end, sc->tx_last);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
if (sc->tx_start != sc->tx_end) {
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, sc->tx_last + XMT_COUNT);
|
|
|
|
stat = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, sc->tx_last + XMT_CHAIN);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, last);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, stat | CHAIN);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: setting 0x%x to 0x%x\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, sc->tx_last + XMT_COUNT,
|
|
|
|
stat | CHAIN);
|
|
|
|
#endif
|
|
|
|
}
|
1996-10-22 02:34:38 +04:00
|
|
|
stat = bus_space_read_2(iot, ioh, MEM_PORT_REG); /* dummy read */
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
/* XXX todo: enable ints here if disabled */
|
|
|
|
|
|
|
|
++ifp->if_opackets;
|
|
|
|
|
|
|
|
if (sc->tx_start == sc->tx_end) {
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, XMT_ADDR_REG, last);
|
|
|
|
bus_space_write_1(iot, ioh, 0, XMT_CMD);
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->tx_start = last;
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: writing 0x%x to XAR and giving XCMD\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, last);
|
|
|
|
#endif
|
|
|
|
} else {
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, 0, RESUME_XMT_CMD);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: giving RESUME_XCMD\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
sc->tx_last = last;
|
|
|
|
sc->tx_end = end;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static __inline void
|
1997-03-15 21:09:08 +03:00
|
|
|
eepromwritebit(iot, ioh, what)
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
int what;
|
1996-05-07 01:36:51 +04:00
|
|
|
{
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, what);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, what|EESK);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, what);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline int
|
1997-03-15 21:09:08 +03:00
|
|
|
eepromreadbit(iot, ioh)
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
{
|
|
|
|
int b;
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, EECS|EESK);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
1997-03-15 21:09:08 +03:00
|
|
|
b = bus_space_read_1(iot, ioh, EEPROM_REG);
|
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, EECS);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
|
|
|
|
|
|
|
return ((b & EEDO) != 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static u_int16_t
|
1997-03-15 21:09:08 +03:00
|
|
|
eepromread(iot, ioh, offset)
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
int offset;
|
1996-05-07 01:36:51 +04:00
|
|
|
{
|
|
|
|
volatile int i;
|
|
|
|
volatile int j;
|
|
|
|
volatile u_int16_t readval;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, 0, BANK_SEL(2));
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, EECS); /* XXXX??? */
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
eepromwritebit(iot, ioh, EECS|EEDI);
|
|
|
|
eepromwritebit(iot, ioh, EECS|EEDI);
|
|
|
|
eepromwritebit(iot, ioh, EECS);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
for (j=5; j>=0; --j) {
|
|
|
|
if ((offset>>j) & 1)
|
1997-03-15 21:09:08 +03:00
|
|
|
eepromwritebit(iot, ioh, EECS|EEDI);
|
1996-05-07 01:36:51 +04:00
|
|
|
else
|
1997-03-15 21:09:08 +03:00
|
|
|
eepromwritebit(iot, ioh, EECS);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
for (readval=0, i=0; i<16; ++i) {
|
|
|
|
readval<<=1;
|
1997-03-15 21:09:08 +03:00
|
|
|
readval |= eepromreadbit(iot, ioh);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, 0|EESK);
|
1996-05-07 01:36:51 +04:00
|
|
|
delay(1);
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, EEPROM_REG, 0);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, COMMAND_REG, BANK_SEL(0));
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
return readval;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Device timeout/watchdog routine. Entered if the device neglects to generate
|
|
|
|
* an interrupt after a transmit has been started on it.
|
|
|
|
*/
|
|
|
|
void
|
1996-05-07 05:55:13 +04:00
|
|
|
iywatchdog(ifp)
|
1996-05-08 21:29:40 +04:00
|
|
|
struct ifnet *ifp;
|
1996-05-07 01:36:51 +04:00
|
|
|
{
|
1996-05-07 05:55:13 +04:00
|
|
|
struct iy_softc *sc = ifp->if_softc;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
log(LOG_ERR, "%s: device timeout\n", sc->sc_dev.dv_xname);
|
1997-03-15 21:09:08 +03:00
|
|
|
++sc->sc_ethercom.ec_if.if_oerrors;
|
1996-05-07 01:36:51 +04:00
|
|
|
iyreset(sc);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* What to do upon receipt of an interrupt.
|
|
|
|
*/
|
|
|
|
int
|
|
|
|
iyintr(arg)
|
|
|
|
void *arg;
|
|
|
|
{
|
|
|
|
struct iy_softc *sc = arg;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
register u_short status;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = sc->sc_iot;
|
1996-07-25 22:59:12 +04:00
|
|
|
ioh = sc->sc_ioh;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
status = bus_space_read_1(iot, ioh, STATUS_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
|
|
|
if (status & ALL_INTS) {
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: got interupt %b", sc->sc_dev.dv_xname, status,
|
1996-05-07 01:36:51 +04:00
|
|
|
"\020\1RX_STP\2RX\3TX\4EXEC");
|
|
|
|
if (status & EXEC_INT)
|
1996-10-22 02:34:38 +04:00
|
|
|
printf(" event %b\n", bus_space_read_1(iot, ioh, 0),
|
1996-05-07 01:36:51 +04:00
|
|
|
"\020\6ABORT");
|
|
|
|
else
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("\n");
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
#endif
|
1997-03-15 21:09:08 +03:00
|
|
|
if (((status & (RX_INT | TX_INT)) == 0))
|
1996-05-07 01:36:51 +04:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
if (status & RX_INT) {
|
|
|
|
iy_intr_rx(sc);
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, STATUS_REG, RX_INT);
|
1996-05-07 01:36:51 +04:00
|
|
|
} else if (status & TX_INT) {
|
|
|
|
iy_intr_tx(sc);
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_1(iot, ioh, STATUS_REG, TX_INT);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
1997-10-15 09:55:13 +04:00
|
|
|
|
|
|
|
#if NRND > 0
|
|
|
|
rnd_add_uint32(&sc->rnd_source, status);
|
|
|
|
#endif
|
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
1996-10-22 02:34:38 +04:00
|
|
|
iyget(sc, iot, ioh, rxlen)
|
1996-07-25 22:59:12 +04:00
|
|
|
struct iy_softc *sc;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
int rxlen;
|
1996-05-07 01:36:51 +04:00
|
|
|
{
|
|
|
|
struct mbuf *m, *top, **mp;
|
|
|
|
struct ether_header *eh;
|
|
|
|
struct ifnet *ifp;
|
|
|
|
int len;
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
ifp = &sc->sc_ethercom.ec_if;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1997-04-28 22:30:20 +04:00
|
|
|
MGETHDR(m, M_DONTWAIT, MT_DATA);
|
|
|
|
if (m == 0)
|
|
|
|
goto dropped;
|
1996-05-07 01:36:51 +04:00
|
|
|
m->m_pkthdr.rcvif = ifp;
|
|
|
|
m->m_pkthdr.len = rxlen;
|
|
|
|
len = MHLEN;
|
|
|
|
top = 0;
|
|
|
|
mp = ⊤
|
|
|
|
|
|
|
|
while (rxlen > 0) {
|
|
|
|
if (top) {
|
1997-04-28 22:30:20 +04:00
|
|
|
MGET(m, M_DONTWAIT, MT_DATA);
|
1996-05-07 01:36:51 +04:00
|
|
|
if (m == 0) {
|
1997-04-28 22:30:20 +04:00
|
|
|
m_freem(top);
|
|
|
|
goto dropped;
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
len = MLEN;
|
|
|
|
}
|
|
|
|
if (rxlen >= MINCLSIZE) {
|
|
|
|
MCLGET(m, M_DONTWAIT);
|
1997-04-24 12:05:13 +04:00
|
|
|
if ((m->m_flags & M_EXT) == 0) {
|
1997-04-28 22:30:20 +04:00
|
|
|
m_free(m);
|
1997-04-24 06:04:33 +04:00
|
|
|
m_freem(top);
|
|
|
|
goto dropped;
|
|
|
|
}
|
|
|
|
len = MCLBYTES;
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
len = min(rxlen, len);
|
|
|
|
if (len > 1) {
|
|
|
|
len &= ~1;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_read_multi_2(iot, ioh, MEM_PORT_REG,
|
1996-07-25 22:59:12 +04:00
|
|
|
mtod(m, caddr_t), len/2);
|
1996-05-07 01:36:51 +04:00
|
|
|
} else {
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: received odd mbuf\n", sc->sc_dev.dv_xname);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
1996-10-22 02:34:38 +04:00
|
|
|
*(mtod(m, caddr_t)) = bus_space_read_2(iot, ioh,
|
1996-07-25 22:59:12 +04:00
|
|
|
MEM_PORT_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
m->m_len = len;
|
|
|
|
rxlen -= len;
|
|
|
|
*mp = m;
|
|
|
|
mp = &m->m_next;
|
|
|
|
}
|
|
|
|
/* XXX receive the top here */
|
|
|
|
++ifp->if_ipackets;
|
|
|
|
|
|
|
|
eh = mtod(top, struct ether_header *);
|
|
|
|
|
|
|
|
#if NBPFILTER > 0
|
|
|
|
if (ifp->if_bpf) {
|
|
|
|
bpf_mtap(ifp->if_bpf, top);
|
|
|
|
if ((ifp->if_flags & IFF_PROMISC) &&
|
|
|
|
(eh->ether_dhost[0] & 1) == 0 &&
|
1997-03-15 21:09:08 +03:00
|
|
|
bcmp(eh->ether_dhost,
|
|
|
|
LLADDR(sc->sc_ethercom.ec_if.if_sadl),
|
|
|
|
sizeof(eh->ether_dhost)) != 0) {
|
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
m_freem(top);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
m_adj(top, sizeof(struct ether_header));
|
|
|
|
ether_input(ifp, eh, top);
|
|
|
|
return;
|
|
|
|
|
|
|
|
dropped:
|
|
|
|
++ifp->if_ierrors;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
void
|
|
|
|
iy_intr_rx(sc)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
{
|
|
|
|
struct ifnet *ifp;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-07-25 22:59:12 +04:00
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
u_int rxadrs, rxevnt, rxstatus, rxnext, rxlen;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = sc->sc_iot;
|
1996-07-25 22:59:12 +04:00
|
|
|
ioh = sc->sc_ioh;
|
1997-03-15 21:09:08 +03:00
|
|
|
ifp = &sc->sc_ethercom.ec_if;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
rxadrs = sc->rx_start;
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, rxadrs);
|
|
|
|
rxevnt = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
rxnext = 0;
|
|
|
|
|
|
|
|
while (rxevnt == RCV_DONE) {
|
1996-10-22 02:34:38 +04:00
|
|
|
rxstatus = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
|
|
|
rxnext = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
|
|
|
rxlen = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: pck at 0x%04x stat %b next 0x%x len 0x%x\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, rxadrs, rxstatus,
|
|
|
|
"\020\1RCLD\2IA_MCH\010SHORT\011OVRN\013ALGERR"
|
|
|
|
"\014CRCERR\015LENERR\016RCVOK\020TYP",
|
|
|
|
rxnext, rxlen);
|
|
|
|
#endif
|
1996-10-22 02:34:38 +04:00
|
|
|
iyget(sc, iot, ioh, rxlen);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
/* move stop address */
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, RCV_STOP_LOW,
|
1996-05-07 01:36:51 +04:00
|
|
|
rxnext == 0 ? sc->rx_size - 2 : rxnext - 2);
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, rxnext);
|
1996-05-07 01:36:51 +04:00
|
|
|
rxadrs = rxnext;
|
1996-10-22 02:34:38 +04:00
|
|
|
rxevnt = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
}
|
|
|
|
sc->rx_start = rxnext;
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
iy_intr_tx(sc)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
{
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
struct ifnet *ifp;
|
|
|
|
u_int txstatus, txstat2, txlen, txnext;
|
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
ifp = &sc->sc_ethercom.ec_if;
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = sc->sc_iot;
|
1996-07-25 22:59:12 +04:00
|
|
|
ioh = sc->sc_ioh;
|
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
while (sc->tx_start != sc->tx_end) {
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, sc->tx_start);
|
|
|
|
txstatus = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
if ((txstatus & (TX_DONE|CMD_MASK)) != (TX_DONE|XMT_CMD))
|
|
|
|
break;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
txstat2 = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
|
|
|
txnext = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
|
|
|
txlen = bus_space_read_2(iot, ioh, MEM_PORT_REG);
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("txstat 0x%x stat2 0x%b next 0x%x len 0x%x\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
txstatus, txstat2, "\020\6MAX_COL\7HRT_BEAT\010TX_DEF"
|
|
|
|
"\011UND_RUN\012JERR\013LST_CRS\014LTCOL\016TX_OK\020COLL",
|
|
|
|
txnext, txlen);
|
|
|
|
#endif
|
|
|
|
if (txlen & CHAIN)
|
|
|
|
sc->tx_start = txnext;
|
|
|
|
else
|
|
|
|
sc->tx_start = sc->tx_end;
|
|
|
|
ifp->if_flags &= ~IFF_OACTIVE;
|
|
|
|
|
|
|
|
if ((txstat2 & 0x2000) == 0)
|
|
|
|
++ifp->if_oerrors;
|
|
|
|
if (txstat2 & 0x000f)
|
|
|
|
ifp->if_oerrors += txstat2 & 0x000f;
|
|
|
|
}
|
|
|
|
ifp->if_flags &= ~IFF_OACTIVE;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
/*
|
|
|
|
* Compare two Ether/802 addresses for equality, inlined and unrolled for
|
|
|
|
* speed. I'd love to have an inline assembler version of this...
|
|
|
|
*/
|
|
|
|
static inline int
|
|
|
|
ether_equal(one, two)
|
|
|
|
u_char *one, *two;
|
|
|
|
{
|
|
|
|
|
|
|
|
if (one[0] != two[0] || one[1] != two[1] || one[2] != two[2] ||
|
|
|
|
one[3] != two[3] || one[4] != two[4] || one[5] != two[5])
|
|
|
|
return 0;
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Check for a valid address. to_bpf is filled in with one of the following:
|
|
|
|
* 0 -> BPF doesn't get this packet
|
|
|
|
* 1 -> BPF does get this packet
|
|
|
|
* 2 -> BPF does get this packet, but we don't
|
|
|
|
* Return value is true if the packet is for us, and false otherwise.
|
|
|
|
*
|
|
|
|
* This routine is a mess, but it's also critical that it be as fast
|
|
|
|
* as possible. It could be made cleaner if we can assume that the
|
|
|
|
* only client which will fiddle with IFF_PROMISC is BPF. This is
|
|
|
|
* probably a good assumption, but we do not make it here. (Yet.)
|
|
|
|
*/
|
|
|
|
static inline int
|
|
|
|
check_eh(sc, eh, to_bpf)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
struct ether_header *eh;
|
|
|
|
int *to_bpf;
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
switch (sc->promisc) {
|
|
|
|
case IFF_ALLMULTI:
|
|
|
|
/*
|
|
|
|
* Receiving all multicasts, but no unicasts except those
|
|
|
|
* destined for us.
|
|
|
|
*/
|
|
|
|
#if NBPFILTER > 0
|
1997-03-15 21:09:08 +03:00
|
|
|
*to_bpf = (sc->sc_ethercom.ec_if.iy_bpf != 0); /* BPF gets this packet if anybody cares */
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
if (eh->ether_dhost[0] & 1)
|
|
|
|
return 1;
|
1997-03-15 21:09:08 +03:00
|
|
|
if (ether_equal(eh->ether_dhost,
|
|
|
|
LLADDR(sc->sc_ethercom.ec_if.if_sadl)))
|
1996-05-07 01:36:51 +04:00
|
|
|
return 1;
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
case IFF_PROMISC:
|
|
|
|
/*
|
|
|
|
* Receiving all packets. These need to be passed on to BPF.
|
|
|
|
*/
|
|
|
|
#if NBPFILTER > 0
|
1997-03-15 21:09:08 +03:00
|
|
|
*to_bpf = (sc->sc_ethercom.ec_if.iy_bpf != 0);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
/* If for us, accept and hand up to BPF */
|
1997-03-15 21:09:08 +03:00
|
|
|
if (ether_equal(eh->ether_dhost, LLADDR(sc->sc_ethercom.ec_if.if_sadl)))
|
1996-05-07 01:36:51 +04:00
|
|
|
return 1;
|
|
|
|
|
|
|
|
#if NBPFILTER > 0
|
|
|
|
if (*to_bpf)
|
|
|
|
*to_bpf = 2; /* we don't need to see it */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Not a multicast, so BPF wants to see it but we don't.
|
|
|
|
*/
|
|
|
|
if (!(eh->ether_dhost[0] & 1))
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If it's one of our multicast groups, accept it and pass it
|
|
|
|
* up.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < sc->mcast_count; i++) {
|
|
|
|
if (ether_equal(eh->ether_dhost, (u_char *)&sc->mcast_addrs[i])) {
|
|
|
|
#if NBPFILTER > 0
|
|
|
|
if (*to_bpf)
|
|
|
|
*to_bpf = 1;
|
|
|
|
#endif
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
case IFF_ALLMULTI | IFF_PROMISC:
|
|
|
|
/*
|
|
|
|
* Acting as a multicast router, and BPF running at the same
|
|
|
|
* time. Whew! (Hope this is a fast machine...)
|
|
|
|
*/
|
|
|
|
#if NBPFILTER > 0
|
1997-03-15 21:09:08 +03:00
|
|
|
*to_bpf = (sc->sc_ethercom.ec_if.iy_bpf != 0);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
/* We want to see multicasts. */
|
|
|
|
if (eh->ether_dhost[0] & 1)
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
/* We want to see our own packets */
|
1997-03-15 21:09:08 +03:00
|
|
|
if (ether_equal(eh->ether_dhost, LLADDR(sc->sc_ethercom.ec_if.if_sadl)))
|
1996-05-07 01:36:51 +04:00
|
|
|
return 1;
|
|
|
|
|
|
|
|
/* Anything else goes to BPF but nothing else. */
|
|
|
|
#if NBPFILTER > 0
|
|
|
|
if (*to_bpf)
|
|
|
|
*to_bpf = 2;
|
|
|
|
#endif
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
case 0:
|
|
|
|
/*
|
|
|
|
* Only accept unicast packets destined for us, or multicasts
|
|
|
|
* for groups that we belong to. For now, we assume that the
|
|
|
|
* '586 will only return packets that we asked it for. This
|
|
|
|
* isn't strictly true (it uses hashing for the multicast
|
|
|
|
* filter), but it will do in this case, and we want to get out
|
|
|
|
* of here as quickly as possible.
|
|
|
|
*/
|
|
|
|
#if NBPFILTER > 0
|
1997-03-15 21:09:08 +03:00
|
|
|
*to_bpf = (sc->sc_ethercom.ec_if.iy_bpf != 0);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef DIAGNOSTIC
|
|
|
|
panic("check_eh: impossible");
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
int
|
|
|
|
iyioctl(ifp, cmd, data)
|
|
|
|
register struct ifnet *ifp;
|
|
|
|
u_long cmd;
|
|
|
|
caddr_t data;
|
|
|
|
{
|
|
|
|
struct iy_softc *sc;
|
|
|
|
struct ifaddr *ifa;
|
|
|
|
struct ifreq *ifr;
|
|
|
|
int s, error = 0;
|
|
|
|
|
1996-05-07 05:55:13 +04:00
|
|
|
sc = ifp->if_softc;
|
1996-05-07 01:36:51 +04:00
|
|
|
ifa = (struct ifaddr *)data;
|
|
|
|
ifr = (struct ifreq *)data;
|
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("iyioctl called with ifp 0x%p (%s) cmd 0x%x data 0x%p\n",
|
1996-05-07 05:55:13 +04:00
|
|
|
ifp, ifp->if_xname, cmd, data);
|
1996-05-07 01:36:51 +04:00
|
|
|
#endif
|
|
|
|
|
|
|
|
s = splimp();
|
|
|
|
|
|
|
|
switch (cmd) {
|
|
|
|
|
|
|
|
case SIOCSIFADDR:
|
|
|
|
ifp->if_flags |= IFF_UP;
|
|
|
|
|
|
|
|
switch (ifa->ifa_addr->sa_family) {
|
|
|
|
#ifdef INET
|
|
|
|
case AF_INET:
|
|
|
|
iyinit(sc);
|
1997-03-15 21:09:08 +03:00
|
|
|
arp_ifinit(ifp, ifa);
|
1996-05-07 01:36:51 +04:00
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
#ifdef NS
|
|
|
|
/* XXX - This code is probably wrong. */
|
|
|
|
case AF_NS:
|
|
|
|
{
|
|
|
|
struct ns_addr *ina = &IA_SNS(ifa)->sns_addr;
|
|
|
|
|
|
|
|
if (ns_nullhost(*ina))
|
1997-03-15 21:09:08 +03:00
|
|
|
ina->x_host = *(union ns_host *)
|
|
|
|
LLADDR(sc->sc_ethercom.ec_if.if_sadl);
|
1996-05-07 01:36:51 +04:00
|
|
|
else
|
|
|
|
bcopy(ina->x_host.c_host,
|
1997-03-15 21:09:08 +03:00
|
|
|
LLADDR(sc->sc_ethercom.ec_if.if_sadl),
|
|
|
|
ETHER_ADDR_LEN);
|
1996-05-07 01:36:51 +04:00
|
|
|
/* Set new address. */
|
|
|
|
iyinit(sc);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
#endif /* NS */
|
|
|
|
default:
|
|
|
|
iyinit(sc);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case SIOCSIFFLAGS:
|
|
|
|
sc->promisc = ifp->if_flags & (IFF_PROMISC | IFF_ALLMULTI);
|
|
|
|
if ((ifp->if_flags & IFF_UP) == 0 &&
|
|
|
|
(ifp->if_flags & IFF_RUNNING) != 0) {
|
|
|
|
/*
|
|
|
|
* If interface is marked down and it is running, then
|
|
|
|
* stop it.
|
|
|
|
*/
|
|
|
|
iystop(sc);
|
|
|
|
ifp->if_flags &= ~IFF_RUNNING;
|
|
|
|
} else if ((ifp->if_flags & IFF_UP) != 0 &&
|
|
|
|
(ifp->if_flags & IFF_RUNNING) == 0) {
|
|
|
|
/*
|
|
|
|
* If interface is marked up and it is stopped, then
|
|
|
|
* start it.
|
|
|
|
*/
|
|
|
|
iyinit(sc);
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* Reset the interface to pick up changes in any other
|
|
|
|
* flags that affect hardware registers.
|
|
|
|
*/
|
|
|
|
iystop(sc);
|
|
|
|
iyinit(sc);
|
|
|
|
}
|
|
|
|
#ifdef IYDEBUGX
|
|
|
|
if (ifp->if_flags & IFF_DEBUG)
|
|
|
|
sc->sc_debug = IFY_ALL;
|
|
|
|
else
|
|
|
|
sc->sc_debug = 0;
|
|
|
|
#endif
|
|
|
|
break;
|
|
|
|
|
|
|
|
#if 0 /* XXX */
|
|
|
|
case SIOCADDMULTI:
|
|
|
|
case SIOCDELMULTI:
|
|
|
|
error = (cmd == SIOCADDMULTI) ?
|
1997-03-15 21:09:08 +03:00
|
|
|
ether_addmulti(ifr, &sc->sc_ethercom):
|
|
|
|
ether_delmulti(ifr, &sc->sc_ethercom);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
if (error == ENETRESET) {
|
|
|
|
/*
|
|
|
|
* Multicast list has changed; set the hardware filter
|
|
|
|
* accordingly.
|
|
|
|
*/
|
|
|
|
iy_mc_reset(sc); /* XXX */
|
|
|
|
error = 0;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
#endif
|
1997-12-02 12:34:03 +03:00
|
|
|
case SIOCSIFMEDIA:
|
|
|
|
case SIOCGIFMEDIA:
|
|
|
|
error = ifmedia_ioctl(ifp, ifr, &sc->iy_ifmedia, cmd);
|
|
|
|
break;
|
1996-05-07 01:36:51 +04:00
|
|
|
default:
|
|
|
|
error = EINVAL;
|
|
|
|
}
|
|
|
|
splx(s);
|
|
|
|
return error;
|
|
|
|
}
|
|
|
|
|
1997-12-02 12:34:03 +03:00
|
|
|
int
|
|
|
|
iy_mediachange(ifp)
|
|
|
|
struct ifnet *ifp;
|
|
|
|
{
|
|
|
|
struct iy_softc *sc = ifp->if_softc;
|
|
|
|
|
|
|
|
if (IFM_TYPE(sc->iy_ifmedia.ifm_media) != IFM_ETHER)
|
|
|
|
return EINVAL;
|
|
|
|
switch(IFM_SUBTYPE(sc->iy_ifmedia.ifm_media)) {
|
|
|
|
case IFM_10_5:
|
|
|
|
case IFM_10_2:
|
|
|
|
case IFM_10_T:
|
|
|
|
case IFM_AUTO:
|
|
|
|
iystop(sc);
|
|
|
|
iyinit(sc);
|
|
|
|
return 0;
|
|
|
|
default:
|
|
|
|
return EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
iy_mediastatus(ifp, ifmr)
|
|
|
|
struct ifnet *ifp;
|
|
|
|
struct ifmediareq *ifmr;
|
|
|
|
{
|
|
|
|
struct iy_softc *sc = ifp->if_softc;
|
|
|
|
|
|
|
|
ifmr->ifm_active = sc->iy_media;
|
|
|
|
ifmr->ifm_status = IFM_AVALID | IFM_ACTIVE;
|
|
|
|
}
|
|
|
|
|
1996-05-07 01:36:51 +04:00
|
|
|
#if 0
|
|
|
|
static void
|
|
|
|
iy_mc_reset(sc)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
{
|
|
|
|
struct ether_multi *enm;
|
|
|
|
struct ether_multistep step;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Step through the list of addresses.
|
|
|
|
*/
|
|
|
|
sc->mcast_count = 0;
|
1997-03-15 21:09:08 +03:00
|
|
|
ETHER_FIRST_MULTI(step, &sc->sc_ethercom, enm);
|
1996-05-07 01:36:51 +04:00
|
|
|
while (enm) {
|
|
|
|
if (sc->mcast_count >= MAXMCAST ||
|
|
|
|
bcmp(enm->enm_addrlo, enm->enm_addrhi, 6) != 0) {
|
1997-03-15 21:09:08 +03:00
|
|
|
sc->sc_ethercom.ec_if.if_flags |= IFF_ALLMULTI;
|
|
|
|
iyioctl(&sc->sc_ethercom.ec_if, SIOCSIFFLAGS,
|
|
|
|
(void *)0);
|
1996-05-07 01:36:51 +04:00
|
|
|
goto setflag;
|
|
|
|
}
|
|
|
|
|
|
|
|
bcopy(enm->enm_addrlo, &sc->mcast_addrs[sc->mcast_count], 6);
|
|
|
|
sc->mcast_count++;
|
|
|
|
ETHER_NEXT_MULTI(step, enm);
|
|
|
|
}
|
|
|
|
setflag:
|
|
|
|
sc->want_mcsetup = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef IYDEBUG
|
|
|
|
void
|
|
|
|
print_rbd(rbd)
|
|
|
|
volatile struct ie_recv_buf_desc *rbd;
|
|
|
|
{
|
|
|
|
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("RBD at %08lx:\nactual %04x, next %04x, buffer %08x\n"
|
1996-05-07 01:36:51 +04:00
|
|
|
"length %04x, mbz %04x\n", (u_long)rbd, rbd->ie_rbd_actual,
|
|
|
|
rbd->ie_rbd_next, rbd->ie_rbd_buffer, rbd->ie_rbd_length,
|
|
|
|
rbd->mbz);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void
|
|
|
|
iyprobemem(sc)
|
|
|
|
struct iy_softc *sc;
|
|
|
|
{
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
int testing;
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
iot = sc->sc_iot;
|
1996-07-25 22:59:12 +04:00
|
|
|
ioh = sc->sc_ioh;
|
1996-05-07 01:36:51 +04:00
|
|
|
|
1997-03-15 21:09:08 +03:00
|
|
|
bus_space_write_1(iot, ioh, COMMAND_REG, BANK_SEL(0));
|
|
|
|
delay(1);
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, 4096-2);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, 0);
|
1996-05-07 01:36:51 +04:00
|
|
|
|
|
|
|
for (testing=65536; testing >= 4096; testing >>= 1) {
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, testing-2);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, 0xdead);
|
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, testing-2);
|
|
|
|
if (bus_space_read_2(iot, ioh, MEM_PORT_REG) != 0xdead) {
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYMEMDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: Didn't keep 0xdead at 0x%x\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, testing-2);
|
|
|
|
#endif
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, testing-2);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, 0xbeef);
|
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, testing-2);
|
|
|
|
if (bus_space_read_2(iot, ioh, MEM_PORT_REG) != 0xbeef) {
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYMEMDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: Didn't keep 0xbeef at 0x%x\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, testing-2);
|
|
|
|
#endif
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
1996-10-22 02:34:38 +04:00
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, 0);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, 0);
|
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, testing >> 1);
|
|
|
|
bus_space_write_2(iot, ioh, MEM_PORT_REG, testing >> 1);
|
|
|
|
bus_space_write_2(iot, ioh, HOST_ADDR_REG, 0);
|
|
|
|
if (bus_space_read_2(iot, ioh, MEM_PORT_REG) == (testing >> 1)) {
|
1996-05-07 01:36:51 +04:00
|
|
|
#ifdef IYMEMDEBUG
|
1996-10-13 05:37:04 +04:00
|
|
|
printf("%s: 0x%x alias of 0x0\n",
|
1996-05-07 01:36:51 +04:00
|
|
|
sc->sc_dev.dv_xname, testing >> 1);
|
|
|
|
#endif
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
sc->sram = testing;
|
|
|
|
|
|
|
|
switch(testing) {
|
|
|
|
case 65536:
|
|
|
|
/* 4 NFS packets + overhead RX, 2 NFS + overhead TX */
|
|
|
|
sc->rx_size = 44*1024;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 32768:
|
|
|
|
/* 2 NFS packets + overhead RX, 1 NFS + overhead TX */
|
|
|
|
sc->rx_size = 22*1024;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 16384:
|
|
|
|
/* 1 NFS packet + overhead RX, 4 big packets TX */
|
|
|
|
sc->rx_size = 10*1024;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
sc->rx_size = testing/2;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
sc->tx_size = testing - sc->rx_size;
|
|
|
|
}
|
1997-03-15 21:09:08 +03:00
|
|
|
|
|
|
|
static int
|
|
|
|
eepromreadall(iot, ioh, wordp, maxi)
|
|
|
|
bus_space_tag_t iot;
|
|
|
|
bus_space_handle_t ioh;
|
|
|
|
u_int16_t *wordp;
|
|
|
|
int maxi;
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
u_int16_t checksum, tmp;
|
|
|
|
|
|
|
|
checksum = 0;
|
|
|
|
|
|
|
|
for (i=0; i<EEPP_LENGTH; ++i) {
|
|
|
|
tmp = eepromread(iot, ioh, i);
|
|
|
|
checksum += tmp;
|
|
|
|
if (i<maxi)
|
|
|
|
wordp[i] = tmp;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (checksum != EEPP_CHKSUM) {
|
|
|
|
#ifdef IYDEBUG
|
|
|
|
printf("wrong EEPROM checksum 0x%x should be 0x%x\n",
|
|
|
|
checksum, EEPP_CHKSUM);
|
|
|
|
#endif
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|