NetBSD/sys/dev/isa/wt.c

1194 lines
27 KiB
C
Raw Normal View History

2005-12-11 15:16:03 +03:00
/* $NetBSD: wt.c,v 1.66 2005/12/11 12:22:03 christos Exp $ */
1994-10-27 07:14:23 +03:00
/*
* Streamer tape driver.
* Supports Archive and Wangtek compatible QIC-02/QIC-36 boards.
*
* Copyright (C) 1993 by:
* Sergey Ryzhkov <sir@kiae.su>
* Serge Vakulenko <vak@zebub.msk.su>
1993-03-21 12:45:37 +03:00
*
* This software is distributed with NO WARRANTIES, not even the implied
* warranties for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
1993-03-21 12:45:37 +03:00
*
* Authors grant any other persons or organisations permission to use
* or modify this software as long as this message is kept with the software,
* all derivative works or modified versions.
1993-03-21 12:45:37 +03:00
*
* This driver is derived from the old 386bsd Wangtek streamer tape driver,
* made by Robert Baron at CMU, based on Intel sources.
1993-03-21 12:45:37 +03:00
*/
/*
* Copyright (c) 1989 Carnegie-Mellon University.
* All rights reserved.
*
* Authors: Robert Baron
2005-02-27 03:26:58 +03:00
*
1993-03-21 12:45:37 +03:00
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
2005-02-27 03:26:58 +03:00
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
1993-03-21 12:45:37 +03:00
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
2005-02-27 03:26:58 +03:00
*
1993-03-21 12:45:37 +03:00
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
/*
* Copyright 1988, 1989 by Intel Corporation
*/
2001-11-13 11:01:09 +03:00
#include <sys/cdefs.h>
2005-12-11 15:16:03 +03:00
__KERNEL_RCSID(0, "$NetBSD: wt.c,v 1.66 2005/12/11 12:22:03 christos Exp $");
2001-11-13 11:01:09 +03:00
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/callout.h>
#include <sys/kernel.h>
#include <sys/buf.h>
#include <sys/fcntl.h>
#include <sys/malloc.h>
#include <sys/ioctl.h>
#include <sys/mtio.h>
#include <sys/device.h>
1996-04-29 23:45:32 +04:00
#include <sys/proc.h>
#include <sys/conf.h>
1996-05-13 03:51:23 +04:00
#include <machine/intr.h>
#include <machine/bus.h>
#include <machine/pio.h>
#include <dev/isa/isavar.h>
#include <dev/isa/isadmavar.h>
#include <dev/isa/wtreg.h>
1993-03-21 12:45:37 +03:00
/*
* Uncomment this to enable internal device tracing.
*/
1996-10-13 05:37:04 +04:00
#define WTDBPRINT(x) /* printf x */
1993-03-21 12:45:37 +03:00
#define WTPRI (PZERO+10) /* sleep priority */
1993-03-21 12:45:37 +03:00
#define WT_NPORT 2 /* 2 i/o ports */
#define AV_NPORT 4 /* 4 i/o ports */
enum wttype {
UNKNOWN = 0, /* unknown type, driver disabled */
ARCHIVE, /* Archive Viper SC499, SC402 etc */
WANGTEK, /* Wangtek */
};
1993-03-21 12:45:37 +03:00
static struct wtregs {
/* controller ports */
int DATAPORT, /* data, read only */
CMDPORT, /* command, write only */
STATPORT, /* status, read only */
CTLPORT, /* control, write only */
2003-05-03 22:10:37 +04:00
SDMAPORT, /* start DMA */
RDMAPORT; /* reset DMA */
/* status port bits */
u_char BUSY, /* not ready bit define */
NOEXCEP, /* no exception bit define */
RESETMASK, /* to check after reset */
RESETVAL, /* state after reset */
/* control port bits */
ONLINE, /* device selected */
RESET, /* reset command */
REQUEST, /* request command */
IEN; /* enable interrupts */
} wtregs = {
1, 1, 0, 0, 0, 0,
0x01, 0x02, 0x07, 0x05,
0x01, 0x02, 0x04, 0x08
}, avregs = {
0, 0, 1, 1, 2, 3,
0x40, 0x20, 0xf8, 0x50,
0, 0x80, 0x40, 0x20
};
struct wt_softc {
struct device sc_dev;
void *sc_ih;
1993-03-21 12:45:37 +03:00
1997-08-05 05:13:50 +04:00
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
1998-06-09 04:05:44 +04:00
isa_chipset_tag_t sc_ic;
1997-08-05 05:13:50 +04:00
struct callout sc_timer_ch;
enum wttype type; /* type of controller */
2003-05-03 22:10:37 +04:00
int chan; /* DMA channel number, 1..3 */
int flags; /* state of tape drive */
unsigned dens; /* tape density */
int bsize; /* tape block size */
void *buf; /* internal i/o buffer */
1993-03-21 12:45:37 +03:00
2003-05-03 22:10:37 +04:00
void *dmavaddr; /* virtual address of DMA i/o buffer */
size_t dmatotal; /* size of i/o buffer */
int dmaflags; /* i/o direction */
2003-05-03 22:10:37 +04:00
size_t dmacount; /* resulting length of DMA i/o */
1993-03-21 12:45:37 +03:00
u_short error; /* code for error encountered */
u_short ercnt; /* number of error blocks */
u_short urcnt; /* number of underruns */
1993-03-21 12:45:37 +03:00
struct wtregs regs;
};
1993-03-21 12:45:37 +03:00
dev_type_open(wtopen);
dev_type_close(wtclose);
dev_type_read(wtread);
dev_type_write(wtwrite);
dev_type_ioctl(wtioctl);
dev_type_strategy(wtstrategy);
dev_type_dump(wtdump);
dev_type_size(wtsize);
const struct bdevsw wt_bdevsw = {
wtopen, wtclose, wtstrategy, wtioctl, wtdump, wtsize, D_TAPE
};
const struct cdevsw wt_cdevsw = {
wtopen, wtclose, wtread, wtwrite, wtioctl,
nostop, notty, nopoll, nommap, nokqfilter, D_TAPE
};
1996-04-29 23:45:32 +04:00
2005-02-04 05:10:35 +03:00
int wtwait(struct wt_softc *sc, int catch, char *msg);
int wtcmd(struct wt_softc *sc, int cmd);
int wtstart(struct wt_softc *sc, int flag, void *vaddr, size_t len);
void wtdma(struct wt_softc *sc);
void wttimer(void *arg);
void wtclock(struct wt_softc *sc);
int wtreset(bus_space_tag_t, bus_space_handle_t, struct wtregs *);
int wtsense(struct wt_softc *sc, int verbose, int ignore);
int wtstatus(struct wt_softc *sc);
void wtrewind(struct wt_softc *sc);
int wtreadfm(struct wt_softc *sc);
int wtwritefm(struct wt_softc *sc);
u_char wtsoft(struct wt_softc *sc, int mask, int bits);
int wtprobe(struct device *, struct cfdata *, void *);
void wtattach(struct device *, struct device *, void *);
int wtintr(void *sc);
2002-10-02 06:00:07 +04:00
CFATTACH_DECL(wt, sizeof(struct wt_softc),
wtprobe, wtattach, NULL, NULL);
1998-01-12 12:39:57 +03:00
extern struct cfdriver wt_cd;
1993-03-21 12:45:37 +03:00
/*
* Probe for the presence of the device.
*/
int
1994-11-04 02:21:24 +03:00
wtprobe(parent, match, aux)
struct device *parent;
struct cfdata *match;
void *aux;
{
struct isa_attach_args *ia = aux;
1997-08-05 05:13:50 +04:00
bus_space_tag_t iot = ia->ia_iot;
bus_space_handle_t ioh;
int rv = 0, iosize;
1997-08-05 05:13:50 +04:00
if (ia->ia_nio < 1)
return (0);
if (ia->ia_nirq < 1)
return (0);
if (ia->ia_ndrq < 1)
return (0);
1997-08-05 05:13:50 +04:00
/* Disallow wildcarded i/o address. */
if (ia->ia_io[0].ir_addr == ISA_UNKNOWN_PORT)
return (0);
if (ia->ia_irq[0].ir_irq == ISA_UNKNOWN_IRQ)
return (0);
if (ia->ia_drq[0].ir_drq < 1 || ia->ia_drq[0].ir_drq > 3) {
printf("wtprobe: Bad drq=%d, should be 1..3\n",
ia->ia_drq[0].ir_drq);
return (0);
}
iosize = AV_NPORT;
1997-08-05 05:13:50 +04:00
/* Map i/o space */
if (bus_space_map(iot, ia->ia_io[0].ir_addr, iosize, 0, &ioh))
1997-08-05 05:13:50 +04:00
return 0;
/* Try Wangtek. */
if (wtreset(iot, ioh, &wtregs)) {
iosize = WT_NPORT; /* XXX misleading */
1997-08-05 05:13:50 +04:00
rv = 1;
goto done;
}
/* Try Archive. */
if (wtreset(iot, ioh, &avregs)) {
iosize = AV_NPORT;
1997-08-05 05:13:50 +04:00
rv = 1;
goto done;
}
1997-08-05 05:13:50 +04:00
done:
if (rv) {
ia->ia_nio = 1;
ia->ia_io[0].ir_size = iosize;
ia->ia_nirq = 1;
ia->ia_ndrq = 1;
ia->ia_niomem = 0;
}
1997-08-05 05:13:50 +04:00
bus_space_unmap(iot, ioh, AV_NPORT);
return rv;
1993-03-21 12:45:37 +03:00
}
/*
* Device is found, configure it.
1993-03-21 12:45:37 +03:00
*/
void
wtattach(parent, self, aux)
struct device *parent, *self;
void *aux;
1993-03-21 12:45:37 +03:00
{
struct wt_softc *sc = (void *)self;
struct isa_attach_args *ia = aux;
1997-08-05 05:13:50 +04:00
bus_space_tag_t iot = ia->ia_iot;
bus_space_handle_t ioh;
bus_size_t maxsize;
1997-08-05 05:13:50 +04:00
/* Map i/o space */
if (bus_space_map(iot, ia->ia_io[0].ir_addr, AV_NPORT, 0, &ioh)) {
printf(": can't map i/o space\n");
return;
}
1997-08-05 05:13:50 +04:00
sc->sc_iot = iot;
sc->sc_ioh = ioh;
1998-06-09 04:05:44 +04:00
sc->sc_ic = ia->ia_ic;
1993-03-21 12:45:37 +03:00
callout_init(&sc->sc_timer_ch);
/* Try Wangtek. */
if (wtreset(iot, ioh, &wtregs)) {
sc->type = WANGTEK;
2001-07-19 00:52:47 +04:00
memcpy(&sc->regs, &wtregs, sizeof(sc->regs));
printf(": type <Wangtek>\n");
goto ok;
}
/* Try Archive. */
if (wtreset(iot, ioh, &avregs)) {
sc->type = ARCHIVE;
2001-07-19 00:52:47 +04:00
memcpy(&sc->regs, &avregs, sizeof(sc->regs));
1996-10-13 05:37:04 +04:00
printf(": type <Archive>\n");
/* Reset DMA. */
bus_space_write_1(iot, ioh, sc->regs.RDMAPORT, 0);
goto ok;
}
/* what happened? */
printf("%s: lost controller\n", self->dv_xname);
return;
ok:
sc->flags = TPSTART; /* tape is rewound */
sc->dens = -1; /* unknown density */
sc->chan = ia->ia_drq[0].ir_drq;
if ((maxsize = isa_dmamaxsize(sc->sc_ic, sc->chan)) < MAXPHYS) {
printf("%s: max DMA size %lu is less than required %d\n",
sc->sc_dev.dv_xname, (u_long)maxsize, MAXPHYS);
return;
}
if (isa_drq_alloc(sc->sc_ic, sc->chan) != 0) {
printf("%s: can't reserve drq %d\n",
sc->sc_dev.dv_xname, sc->chan);
return;
}
1998-06-09 04:05:44 +04:00
if (isa_dmamap_create(sc->sc_ic, sc->chan, MAXPHYS,
BUS_DMA_NOWAIT|BUS_DMA_ALLOCNOW)) {
printf("%s: can't set up ISA DMA map\n",
sc->sc_dev.dv_xname);
return;
}
sc->sc_ih = isa_intr_establish(ia->ia_ic, ia->ia_irq[0].ir_irq,
IST_EDGE, IPL_BIO, wtintr, sc);
1993-03-21 12:45:37 +03:00
}
int
1995-06-26 09:34:44 +04:00
wtdump(dev, blkno, va, size)
dev_t dev;
1995-06-26 09:34:44 +04:00
daddr_t blkno;
caddr_t va;
size_t size;
1993-03-21 12:45:37 +03:00
{
/* Not implemented. */
1995-06-26 09:34:44 +04:00
return ENXIO;
1993-03-21 12:45:37 +03:00
}
int
wtsize(dev)
dev_t dev;
1993-03-21 12:45:37 +03:00
{
/* Not implemented. */
return -1;
1993-03-21 12:45:37 +03:00
}
/*
* Open routine, called on every device open.
1993-03-21 12:45:37 +03:00
*/
int
1996-04-29 23:45:32 +04:00
wtopen(dev, flag, mode, p)
dev_t dev;
int flag;
1996-04-29 23:45:32 +04:00
int mode;
struct proc *p;
{
int unit = minor(dev) & T_UNIT;
struct wt_softc *sc;
int error;
2000-07-06 06:02:48 +04:00
sc = device_lookup(&wt_cd, unit);
if (sc == NULL)
return (ENXIO);
/* Check that device is not in use */
if (sc->flags & TPINUSE)
return EBUSY;
/* If the tape is in rewound state, check the status and set density. */
if (sc->flags & TPSTART) {
/* If rewind is going on, wait */
1996-04-29 23:45:32 +04:00
if ((error = wtwait(sc, PCATCH, "wtrew")) != 0)
return error;
/* Check the controller status */
if (!wtsense(sc, 0, (flag & FWRITE) ? 0 : TP_WRP)) {
/* Bad status, reset the controller. */
if (!wtreset(sc->sc_iot, sc->sc_ioh, &sc->regs))
return EIO;
if (!wtsense(sc, 1, (flag & FWRITE) ? 0 : TP_WRP))
return EIO;
1993-03-21 12:45:37 +03:00
}
/* Set up tape density. */
if (sc->dens != (minor(dev) & WT_DENSEL)) {
int d = 0;
switch (minor(dev) & WT_DENSEL) {
case WT_DENSDFLT:
default:
break; /* default density */
case WT_QIC11:
d = QIC_FMT11; break; /* minor 010 */
case WT_QIC24:
d = QIC_FMT24; break; /* minor 020 */
case WT_QIC120:
d = QIC_FMT120; break; /* minor 030 */
case WT_QIC150:
d = QIC_FMT150; break; /* minor 040 */
case WT_QIC300:
d = QIC_FMT300; break; /* minor 050 */
case WT_QIC600:
d = QIC_FMT600; break; /* minor 060 */
}
if (d) {
/* Change tape density. */
if (!wtcmd(sc, d))
return EIO;
if (!wtsense(sc, 1, TP_WRP | TP_ILL))
return EIO;
/* Check the status of the controller. */
if (sc->error & TP_ILL) {
1996-10-13 05:37:04 +04:00
printf("%s: invalid tape density\n",
sc->sc_dev.dv_xname);
return ENODEV;
}
}
sc->dens = minor(dev) & WT_DENSEL;
1993-03-21 12:45:37 +03:00
}
sc->flags &= ~TPSTART;
} else if (sc->dens != (minor(dev) & WT_DENSEL))
return ENXIO;
1993-03-21 12:45:37 +03:00
sc->bsize = (minor(dev) & WT_BSIZE) ? 1024 : 512;
sc->buf = malloc(sc->bsize, M_TEMP, M_WAITOK);
sc->flags = TPINUSE;
1993-03-21 12:45:37 +03:00
if (flag & FREAD)
sc->flags |= TPREAD;
1993-03-21 12:45:37 +03:00
if (flag & FWRITE)
sc->flags |= TPWRITE;
return 0;
1993-03-21 12:45:37 +03:00
}
/*
* Close routine, called on last device close.
1993-03-21 12:45:37 +03:00
*/
int
1996-04-29 23:45:32 +04:00
wtclose(dev, flags, mode, p)
dev_t dev;
1996-04-29 23:45:32 +04:00
int flags;
int mode;
struct proc *p;
1993-03-21 12:45:37 +03:00
{
2000-07-06 06:02:48 +04:00
struct wt_softc *sc = device_lookup(&wt_cd, minor(dev) & T_UNIT);
1993-03-21 12:45:37 +03:00
/* If rewind is pending, do nothing */
if (sc->flags & TPREW)
goto done;
1993-03-21 12:45:37 +03:00
/* If seek forward is pending and no rewind on close, do nothing */
if (sc->flags & TPRMARK) {
if (minor(dev) & T_NOREWIND)
goto done;
1993-03-21 12:45:37 +03:00
/* If read file mark is going on, wait */
wtwait(sc, 0, "wtrfm");
1993-03-21 12:45:37 +03:00
}
if (sc->flags & TPWANY) {
/* Tape was written. Write file mark. */
wtwritefm(sc);
1993-03-21 12:45:37 +03:00
}
if ((minor(dev) & T_NOREWIND) == 0) {
/* Rewind to beginning of tape. */
/* Don't wait until rewind, though. */
wtrewind(sc);
goto done;
1993-03-21 12:45:37 +03:00
}
if ((sc->flags & TPRANY) && (sc->flags & (TPVOL | TPWANY)) == 0) {
/* Space forward to after next file mark if no writing done. */
/* Don't wait for completion. */
wtreadfm(sc);
1993-03-21 12:45:37 +03:00
}
done:
sc->flags &= TPREW | TPRMARK | TPSTART | TPTIMER;
free(sc->buf, M_TEMP);
return 0;
1993-03-21 12:45:37 +03:00
}
/*
* Ioctl routine. Compatible with BSD ioctls.
* Direct QIC-02 commands ERASE and RETENSION added.
* There are three possible ioctls:
* ioctl(int fd, MTIOCGET, struct mtget *buf) -- get status
* ioctl(int fd, MTIOCTOP, struct mtop *buf) -- do BSD-like op
* ioctl(int fd, WTQICMD, int qicop) -- do QIC op
*/
int
1996-04-29 23:45:32 +04:00
wtioctl(dev, cmd, addr, flag, p)
dev_t dev;
u_long cmd;
1996-04-29 23:45:32 +04:00
caddr_t addr;
int flag;
1996-04-29 23:45:32 +04:00
struct proc *p;
{
2000-07-06 06:02:48 +04:00
struct wt_softc *sc = device_lookup(&wt_cd, minor(dev) & T_UNIT);
int error, count, op;
switch (cmd) {
default:
return EINVAL;
case WTQICMD: /* direct QIC command */
op = *(int *)addr;
switch (op) {
default:
return EINVAL;
case QIC_ERASE: /* erase the whole tape */
if ((sc->flags & TPWRITE) == 0 || (sc->flags & TPWP))
return EACCES;
1996-04-29 23:45:32 +04:00
if ((error = wtwait(sc, PCATCH, "wterase")) != 0)
return error;
1993-03-21 12:45:37 +03:00
break;
case QIC_RETENS: /* retension the tape */
1996-04-29 23:45:32 +04:00
if ((error = wtwait(sc, PCATCH, "wtretens")) != 0)
return error;
1993-03-21 12:45:37 +03:00
break;
}
/* Both ERASE and RETENS operations work like REWIND. */
/* Simulate the rewind operation here. */
sc->flags &= ~(TPRO | TPWO | TPVOL);
if (!wtcmd(sc, op))
return EIO;
sc->flags |= TPSTART | TPREW;
if (op == QIC_ERASE)
sc->flags |= TPWANY;
wtclock(sc);
return 0;
case MTIOCIEOT: /* ignore EOT errors */
case MTIOCEEOT: /* enable EOT errors */
return 0;
case MTIOCGET:
((struct mtget*)addr)->mt_type =
sc->type == ARCHIVE ? MT_ISVIPER1 : 0x11;
((struct mtget*)addr)->mt_dsreg = sc->flags; /* status */
((struct mtget*)addr)->mt_erreg = sc->error; /* errors */
((struct mtget*)addr)->mt_resid = 0;
((struct mtget*)addr)->mt_fileno = 0; /* file */
((struct mtget*)addr)->mt_blkno = 0; /* block */
return 0;
case MTIOCTOP:
break;
1993-03-21 12:45:37 +03:00
}
switch ((short)((struct mtop*)addr)->mt_op) {
default:
#if 0
case MTFSR: /* forward space record */
case MTBSR: /* backward space record */
case MTBSF: /* backward space file */
#endif
return EINVAL;
case MTNOP: /* no operation, sets status only */
case MTCACHE: /* enable controller cache */
case MTNOCACHE: /* disable controller cache */
return 0;
case MTREW: /* rewind */
case MTOFFL: /* rewind and put the drive offline */
if (sc->flags & TPREW) /* rewind is running */
return 0;
1996-04-29 23:45:32 +04:00
if ((error = wtwait(sc, PCATCH, "wtorew")) != 0)
return error;
wtrewind(sc);
return 0;
case MTFSF: /* forward space file */
for (count = ((struct mtop*)addr)->mt_count; count > 0;
--count) {
1996-04-29 23:45:32 +04:00
if ((error = wtwait(sc, PCATCH, "wtorfm")) != 0)
return error;
1996-04-29 23:45:32 +04:00
if ((error = wtreadfm(sc)) != 0)
return error;
1993-03-21 12:45:37 +03:00
}
return 0;
case MTWEOF: /* write an end-of-file record */
if ((sc->flags & TPWRITE) == 0 || (sc->flags & TPWP))
return EACCES;
1996-04-29 23:45:32 +04:00
if ((error = wtwait(sc, PCATCH, "wtowfm")) != 0)
return error;
1996-04-29 23:45:32 +04:00
if ((error = wtwritefm(sc)) != 0)
return error;
return 0;
1993-03-21 12:45:37 +03:00
}
#ifdef DIAGNOSTIC
panic("wtioctl: impossible");
1993-03-21 12:45:37 +03:00
#endif
}
/*
* Strategy routine.
*/
void
wtstrategy(bp)
struct buf *bp;
1993-03-21 12:45:37 +03:00
{
2000-07-06 06:02:48 +04:00
struct wt_softc *sc = device_lookup(&wt_cd, minor(bp->b_dev) & T_UNIT);
int s;
1993-03-21 12:45:37 +03:00
bp->b_resid = bp->b_bcount;
1993-03-21 12:45:37 +03:00
/* at file marks and end of tape, we just return '0 bytes available' */
if (sc->flags & TPVOL)
goto xit;
1993-03-21 12:45:37 +03:00
if (bp->b_flags & B_READ) {
/* Check read access and no previous write to this tape. */
if ((sc->flags & TPREAD) == 0 || (sc->flags & TPWANY))
goto errxit;
1993-03-21 12:45:37 +03:00
/* For now, we assume that all data will be copied out */
/* If read command outstanding, just skip down */
if ((sc->flags & TPRO) == 0) {
if (!wtsense(sc, 1, TP_WRP)) {
/* Clear status. */
goto errxit;
}
if (!wtcmd(sc, QIC_RDDATA)) {
/* Set read mode. */
wtsense(sc, 1, TP_WRP);
goto errxit;
}
sc->flags |= TPRO | TPRANY;
}
} else {
/* Check write access and write protection. */
/* No previous read from this tape allowed. */
if ((sc->flags & TPWRITE) == 0 || (sc->flags & (TPWP | TPRANY)))
goto errxit;
1993-03-21 12:45:37 +03:00
/* If write command outstanding, just skip down */
if ((sc->flags & TPWO) == 0) {
if (!wtsense(sc, 1, 0)) {
/* Clear status. */
goto errxit;
}
if (!wtcmd(sc, QIC_WRTDATA)) {
/* Set write mode. */
wtsense(sc, 1, 0);
goto errxit;
}
sc->flags |= TPWO | TPWANY;
}
}
1993-03-21 12:45:37 +03:00
if (bp->b_bcount == 0)
goto xit;
1993-03-21 12:45:37 +03:00
sc->flags &= ~TPEXCEP;
s = splbio();
1994-06-16 05:07:30 +04:00
if (wtstart(sc, bp->b_flags, bp->b_data, bp->b_bcount)) {
wtwait(sc, 0, (bp->b_flags & B_READ) ? "wtread" : "wtwrite");
bp->b_resid -= sc->dmacount;
}
splx(s);
1993-03-21 12:45:37 +03:00
if (sc->flags & TPEXCEP) {
errxit:
bp->b_flags |= B_ERROR;
bp->b_error = EIO;
}
xit:
biodone(bp);
return;
1993-03-21 12:45:37 +03:00
}
int
1996-04-29 23:45:32 +04:00
wtread(dev, uio, flags)
dev_t dev;
struct uio *uio;
1996-04-29 23:45:32 +04:00
int flags;
{
return (physio(wtstrategy, NULL, dev, B_READ, minphys, uio));
}
int
1996-04-29 23:45:32 +04:00
wtwrite(dev, uio, flags)
dev_t dev;
struct uio *uio;
1996-04-29 23:45:32 +04:00
int flags;
{
return (physio(wtstrategy, NULL, dev, B_WRITE, minphys, uio));
}
/*
* Interrupt routine.
*/
int
wtintr(arg)
void *arg;
1993-03-21 12:45:37 +03:00
{
struct wt_softc *sc = arg;
u_char x;
1993-03-21 12:45:37 +03:00
1997-08-05 05:13:50 +04:00
/* get status */
x = bus_space_read_1(sc->sc_iot, sc->sc_ioh, sc->regs.STATPORT);
WTDBPRINT(("wtintr() status=0x%x -- ", x));
if ((x & (sc->regs.BUSY | sc->regs.NOEXCEP))
== (sc->regs.BUSY | sc->regs.NOEXCEP)) {
WTDBPRINT(("busy\n"));
return 0; /* device is busy */
}
1993-03-21 12:45:37 +03:00
/*
* Check if rewind finished.
*/
if (sc->flags & TPREW) {
WTDBPRINT(((x & (sc->regs.BUSY | sc->regs.NOEXCEP))
== (sc->regs.BUSY | sc->regs.NOEXCEP) ?
"rewind busy?\n" : "rewind finished\n"));
sc->flags &= ~TPREW; /* rewind finished */
wtsense(sc, 1, TP_WRP);
wakeup((caddr_t)sc);
return 1;
}
1993-03-21 12:45:37 +03:00
/*
* Check if writing/reading of file mark finished.
*/
if (sc->flags & (TPRMARK | TPWMARK)) {
WTDBPRINT(((x & (sc->regs.BUSY | sc->regs.NOEXCEP))
== (sc->regs.BUSY | sc->regs.NOEXCEP) ?
"marker r/w busy?\n" : "marker r/w finished\n"));
if ((x & sc->regs.NOEXCEP) == 0) /* operation failed */
wtsense(sc, 1, (sc->flags & TPRMARK) ? TP_WRP : 0);
sc->flags &= ~(TPRMARK | TPWMARK); /* operation finished */
wakeup((caddr_t)sc);
return 1;
}
/*
* Do we started any i/o? If no, just return.
*/
if ((sc->flags & TPACTIVE) == 0) {
WTDBPRINT(("unexpected interrupt\n"));
return 0;
}
sc->flags &= ~TPACTIVE;
sc->dmacount += sc->bsize; /* increment counter */
1993-03-21 12:45:37 +03:00
/*
2003-05-03 22:10:37 +04:00
* Clean up DMA.
*/
if ((sc->dmaflags & DMAMODE_READ) &&
(sc->dmatotal - sc->dmacount) < sc->bsize) {
/* If reading short block, copy the internal buffer
* to the user memory. */
1998-06-09 04:05:44 +04:00
isa_dmadone(sc->sc_ic, sc->chan);
2001-07-19 00:52:47 +04:00
memcpy(sc->dmavaddr, sc->buf, sc->dmatotal - sc->dmacount);
} else
1998-06-09 04:05:44 +04:00
isa_dmadone(sc->sc_ic, sc->chan);
/*
* On exception, check for end of file and end of volume.
*/
if ((x & sc->regs.NOEXCEP) == 0) {
WTDBPRINT(("i/o exception\n"));
wtsense(sc, 1, (sc->dmaflags & DMAMODE_READ) ? TP_WRP : 0);
if (sc->error & (TP_EOM | TP_FIL))
sc->flags |= TPVOL; /* end of file */
else
sc->flags |= TPEXCEP; /* i/o error */
wakeup((caddr_t)sc);
return 1;
}
if (sc->dmacount < sc->dmatotal) {
/* Continue I/O. */
sc->dmavaddr = (char *)sc->dmavaddr + sc->bsize;
wtdma(sc);
WTDBPRINT(("continue i/o, %d\n", sc->dmacount));
return 1;
}
if (sc->dmacount > sc->dmatotal) /* short last block */
sc->dmacount = sc->dmatotal;
/* Wake up user level. */
wakeup((caddr_t)sc);
WTDBPRINT(("i/o finished, %d\n", sc->dmacount));
return 1;
}
/* start the rewind operation */
void
wtrewind(sc)
struct wt_softc *sc;
{
int rwmode = sc->flags & (TPRO | TPWO);
sc->flags &= ~(TPRO | TPWO | TPVOL);
/*
* Wangtek strictly follows QIC-02 standard:
* clearing ONLINE in read/write modes causes rewind.
* REWIND command is not allowed in read/write mode
* and gives `illegal command' error.
*/
if (sc->type == WANGTEK && rwmode) {
bus_space_write_1(sc->sc_iot, sc->sc_ioh, sc->regs.CTLPORT, 0);
} else if (!wtcmd(sc, QIC_REWIND))
return;
sc->flags |= TPSTART | TPREW;
wtclock(sc);
1993-03-21 12:45:37 +03:00
}
/*
* Start the `read marker' operation.
*/
int
wtreadfm(sc)
struct wt_softc *sc;
1993-03-21 12:45:37 +03:00
{
sc->flags &= ~(TPRO | TPWO | TPVOL);
if (!wtcmd(sc, QIC_READFM)) {
wtsense(sc, 1, TP_WRP);
return EIO;
}
sc->flags |= TPRMARK | TPRANY;
wtclock(sc);
/* Don't wait for completion here. */
return 0;
1993-03-21 12:45:37 +03:00
}
/*
* Write marker to the tape.
*/
int
wtwritefm(sc)
struct wt_softc *sc;
1993-03-21 12:45:37 +03:00
{
tsleep((caddr_t)wtwritefm, WTPRI, "wtwfm", hz);
sc->flags &= ~(TPRO | TPWO);
if (!wtcmd(sc, QIC_WRITEFM)) {
wtsense(sc, 1, 0);
return EIO;
}
sc->flags |= TPWMARK | TPWANY;
wtclock(sc);
return wtwait(sc, 0, "wtwfm");
1993-03-21 12:45:37 +03:00
}
/*
* While controller status & mask == bits continue waiting.
*/
u_char
1996-09-05 19:37:18 +04:00
wtsoft(sc, mask, bits)
struct wt_softc *sc;
int mask, bits;
1993-03-21 12:45:37 +03:00
{
1997-08-05 05:13:50 +04:00
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
u_char x;
int i;
1997-08-05 05:13:50 +04:00
/* Poll status port, waiting for specified bits. */
for (i = 0; i < 1000; ++i) { /* up to 1 msec */
x = bus_space_read_1(iot, ioh, sc->regs.STATPORT);
if ((x & mask) != bits)
return x;
delay(1);
}
for (i = 0; i < 100; ++i) { /* up to 10 msec */
x = bus_space_read_1(iot, ioh, sc->regs.STATPORT);
if ((x & mask) != bits)
return x;
delay(100);
}
for (;;) { /* forever */
x = bus_space_read_1(iot, ioh, sc->regs.STATPORT);
if ((x & mask) != bits)
return x;
1996-09-05 19:37:18 +04:00
tsleep((caddr_t)wtsoft, WTPRI, "wtsoft", 1);
}
1993-03-21 12:45:37 +03:00
}
/*
* Execute QIC command.
*/
int
wtcmd(sc, cmd)
struct wt_softc *sc;
int cmd;
1993-03-21 12:45:37 +03:00
{
1997-08-05 05:13:50 +04:00
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
u_char x;
int s;
1993-03-21 12:45:37 +03:00
WTDBPRINT(("wtcmd() cmd=0x%x\n", cmd));
s = splbio();
x = wtsoft(sc, sc->regs.BUSY | sc->regs.NOEXCEP,
sc->regs.BUSY | sc->regs.NOEXCEP); /* ready? */
if ((x & sc->regs.NOEXCEP) == 0) { /* error */
splx(s);
return 0;
}
2005-02-27 03:26:58 +03:00
1997-08-05 05:13:50 +04:00
/* output the command */
bus_space_write_1(iot, ioh, sc->regs.CMDPORT, cmd);
1997-08-05 05:13:50 +04:00
/* set request */
bus_space_write_1(iot, ioh, sc->regs.CTLPORT,
sc->regs.REQUEST | sc->regs.ONLINE);
1997-08-05 05:13:50 +04:00
/* wait for ready */
wtsoft(sc, sc->regs.BUSY, sc->regs.BUSY);
1993-03-21 12:45:37 +03:00
1997-08-05 05:13:50 +04:00
/* reset request */
bus_space_write_1(iot, ioh, sc->regs.CTLPORT,
sc->regs.IEN | sc->regs.ONLINE);
1997-08-05 05:13:50 +04:00
/* wait for not ready */
wtsoft(sc, sc->regs.BUSY, 0);
splx(s);
return 1;
1993-03-21 12:45:37 +03:00
}
/* wait for the end of i/o, seeking marker or rewind operation */
int
wtwait(sc, catch, msg)
struct wt_softc *sc;
int catch;
char *msg;
1993-03-21 12:45:37 +03:00
{
int error;
1993-03-21 12:45:37 +03:00
WTDBPRINT(("wtwait() `%s'\n", msg));
while (sc->flags & (TPACTIVE | TPREW | TPRMARK | TPWMARK))
1996-04-29 23:45:32 +04:00
if ((error = tsleep((caddr_t)sc, WTPRI | catch, msg, 0)) != 0)
return error;
return 0;
1993-03-21 12:45:37 +03:00
}
2003-05-03 22:10:37 +04:00
/* initialize DMA for the i/o operation */
void
wtdma(sc)
struct wt_softc *sc;
1993-03-21 12:45:37 +03:00
{
1997-08-05 05:13:50 +04:00
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
1993-03-21 12:45:37 +03:00
sc->flags |= TPACTIVE;
wtclock(sc);
1993-03-21 12:45:37 +03:00
if (sc->type == ARCHIVE) {
/* Set DMA. */
bus_space_write_1(iot, ioh, sc->regs.SDMAPORT, 0);
}
1993-03-21 12:45:37 +03:00
if ((sc->dmaflags & DMAMODE_READ) &&
(sc->dmatotal - sc->dmacount) < sc->bsize) {
/* Reading short block; do it through the internal buffer. */
1998-06-09 04:05:44 +04:00
isa_dmastart(sc->sc_ic, sc->chan, sc->buf,
sc->bsize, NULL, sc->dmaflags, BUS_DMA_NOWAIT);
} else
1998-06-09 04:05:44 +04:00
isa_dmastart(sc->sc_ic, sc->chan, sc->dmavaddr,
sc->bsize, NULL, sc->dmaflags, BUS_DMA_NOWAIT);
1993-03-21 12:45:37 +03:00
}
/* start i/o operation */
int
wtstart(sc, flag, vaddr, len)
struct wt_softc *sc;
int flag;
void *vaddr;
size_t len;
1993-03-21 12:45:37 +03:00
{
u_char x;
1993-03-21 12:45:37 +03:00
WTDBPRINT(("wtstart()\n"));
x = wtsoft(sc, sc->regs.BUSY | sc->regs.NOEXCEP,
sc->regs.BUSY | sc->regs.NOEXCEP); /* ready? */
if ((x & sc->regs.NOEXCEP) == 0) {
sc->flags |= TPEXCEP; /* error */
return 0;
1993-03-21 12:45:37 +03:00
}
sc->flags &= ~TPEXCEP; /* clear exception flag */
sc->dmavaddr = vaddr;
sc->dmatotal = len;
sc->dmacount = 0;
sc->dmaflags = flag & B_READ ? DMAMODE_READ : DMAMODE_WRITE;
wtdma(sc);
return 1;
1993-03-21 12:45:37 +03:00
}
/*
* Start timer.
*/
void
wtclock(sc)
struct wt_softc *sc;
1993-03-21 12:45:37 +03:00
{
if (sc->flags & TPTIMER)
return;
sc->flags |= TPTIMER;
/*
2003-05-03 22:10:37 +04:00
* Some controllers seem to lose DMA interrupts too often. To make the
* tape stream we need 1 tick timeout.
*/
callout_reset(&sc->sc_timer_ch, (sc->flags & TPACTIVE) ? 1 : hz,
wttimer, sc);
1993-03-21 12:45:37 +03:00
}
/*
* Simulate an interrupt periodically while i/o is going.
* This is necessary in case interrupts get eaten due to
* multiple devices on a single IRQ line.
*/
void
wttimer(arg)
void *arg;
1993-03-21 12:45:37 +03:00
{
1997-08-05 05:13:50 +04:00
register struct wt_softc *sc = (struct wt_softc *)arg;
int s;
1997-08-05 05:13:50 +04:00
u_char status;
1993-03-21 12:45:37 +03:00
sc->flags &= ~TPTIMER;
if ((sc->flags & (TPACTIVE | TPREW | TPRMARK | TPWMARK)) == 0)
return;
1993-03-21 12:45:37 +03:00
/* If i/o going, simulate interrupt. */
s = splbio();
status = bus_space_read_1(sc->sc_iot, sc->sc_ioh, sc->regs.STATPORT);
if ((status & (sc->regs.BUSY | sc->regs.NOEXCEP))
!= (sc->regs.BUSY | sc->regs.NOEXCEP)) {
WTDBPRINT(("wttimer() -- "));
wtintr(sc);
1993-03-21 12:45:37 +03:00
}
splx(s);
1993-03-21 12:45:37 +03:00
/* Restart timer if i/o pending. */
if (sc->flags & (TPACTIVE | TPREW | TPRMARK | TPWMARK))
wtclock(sc);
1993-03-21 12:45:37 +03:00
}
/*
* Perform QIC-02 and QIC-36 compatible reset sequence.
*/
int
wtreset(iot, ioh, regs)
bus_space_tag_t iot;
bus_space_handle_t ioh;
struct wtregs *regs;
1993-03-21 12:45:37 +03:00
{
u_char x;
int i;
1993-03-21 12:45:37 +03:00
1997-08-05 05:13:50 +04:00
/* send reset */
bus_space_write_1(iot, ioh, regs->CTLPORT, regs->RESET | regs->ONLINE);
delay(30);
1997-08-05 05:13:50 +04:00
/* turn off reset */
bus_space_write_1(iot, ioh, regs->CTLPORT, regs->ONLINE);
delay(30);
1993-03-21 12:45:37 +03:00
/* Read the controller status. */
x = bus_space_read_1(iot, ioh, regs->STATPORT);
if (x == 0xff) /* no port at this address? */
return 0;
/* Wait 3 sec for reset to complete. Needed for QIC-36 boards? */
for (i = 0; i < 3000; ++i) {
if ((x & regs->BUSY) == 0 || (x & regs->NOEXCEP) == 0)
break;
delay(1000);
x = bus_space_read_1(iot, ioh, regs->STATPORT);
1993-03-21 12:45:37 +03:00
}
return (x & regs->RESETMASK) == regs->RESETVAL;
1993-03-21 12:45:37 +03:00
}
/*
* Get controller status information. Return 0 if user i/o request should
* receive an i/o error code.
*/
int
wtsense(sc, verbose, ignore)
struct wt_softc *sc;
int verbose, ignore;
{
char *msg = 0;
int error;
WTDBPRINT(("wtsense() ignore=0x%x\n", ignore));
sc->flags &= ~(TPRO | TPWO);
if (!wtstatus(sc))
return 0;
if ((sc->error & TP_ST0) == 0)
sc->error &= ~TP_ST0MASK;
if ((sc->error & TP_ST1) == 0)
sc->error &= ~TP_ST1MASK;
sc->error &= ~ignore; /* ignore certain errors */
error = sc->error & (TP_FIL | TP_BNL | TP_UDA | TP_EOM | TP_WRP |
TP_USL | TP_CNI | TP_MBD | TP_NDT | TP_ILL);
if (!error)
return 1;
if (!verbose)
return 0;
/* lifted from tdriver.c from Wangtek */
if (error & TP_USL)
msg = "Drive not online";
else if (error & TP_CNI)
msg = "No cartridge";
else if ((error & TP_WRP) && (sc->flags & TPWP) == 0) {
msg = "Tape is write protected";
sc->flags |= TPWP;
} else if (error & TP_FIL)
msg = 0 /*"Filemark detected"*/;
else if (error & TP_EOM)
msg = 0 /*"End of tape"*/;
else if (error & TP_BNL)
msg = "Block not located";
else if (error & TP_UDA)
msg = "Unrecoverable data error";
else if (error & TP_NDT)
msg = "No data detected";
else if (error & TP_ILL)
msg = "Illegal command";
if (msg)
1996-10-13 05:37:04 +04:00
printf("%s: %s\n", sc->sc_dev.dv_xname, msg);
return 0;
1993-03-21 12:45:37 +03:00
}
/*
* Get controller status information.
*/
int
wtstatus(sc)
struct wt_softc *sc;
1993-03-21 12:45:37 +03:00
{
1997-08-05 05:13:50 +04:00
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
char *p;
int s;
1993-03-21 12:45:37 +03:00
s = splbio();
wtsoft(sc, sc->regs.BUSY | sc->regs.NOEXCEP,
sc->regs.BUSY | sc->regs.NOEXCEP); /* ready? */
1997-08-05 05:13:50 +04:00
/* send `read status' command */
bus_space_write_1(iot, ioh, sc->regs.CMDPORT, QIC_RDSTAT);
1997-08-05 05:13:50 +04:00
/* set request */
bus_space_write_1(iot, ioh, sc->regs.CTLPORT,
sc->regs.REQUEST | sc->regs.ONLINE);
1997-08-05 05:13:50 +04:00
/* wait for ready */
wtsoft(sc, sc->regs.BUSY, sc->regs.BUSY);
1997-08-05 05:13:50 +04:00
/* reset request */
bus_space_write_1(iot, ioh, sc->regs.CTLPORT, sc->regs.ONLINE);
1993-03-21 12:45:37 +03:00
1997-08-05 05:13:50 +04:00
/* wait for not ready */
wtsoft(sc, sc->regs.BUSY, 0);
1993-03-21 12:45:37 +03:00
p = (char *)&sc->error;
while (p < (char *)&sc->error + 6) {
2005-02-27 03:26:58 +03:00
u_char x = wtsoft(sc, sc->regs.BUSY | sc->regs.NOEXCEP,
sc->regs.BUSY | sc->regs.NOEXCEP);
1997-08-05 05:13:50 +04:00
if ((x & sc->regs.NOEXCEP) == 0) { /* error */
splx(s);
return 0;
}
1993-03-21 12:45:37 +03:00
1997-08-05 05:13:50 +04:00
/* read status byte */
*p++ = bus_space_read_1(iot, ioh, sc->regs.DATAPORT);
1997-08-05 05:13:50 +04:00
/* set request */
bus_space_write_1(iot, ioh, sc->regs.CTLPORT,
sc->regs.REQUEST | sc->regs.ONLINE);
1997-08-05 05:13:50 +04:00
/* wait for not ready */
wtsoft(sc, sc->regs.BUSY, 0);
1993-03-21 12:45:37 +03:00
1997-08-05 05:13:50 +04:00
/* unset request */
bus_space_write_1(iot, ioh, sc->regs.CTLPORT, sc->regs.ONLINE);
}
splx(s);
return 1;
1993-03-21 12:45:37 +03:00
}