1995-03-26 01:35:28 +03:00
|
|
|
|
|
|
|
|
#------------------------------------------------------------------------------
|
|
|
|
|
# elf: file(1) magic for ELF executables
|
1993-06-10 04:57:28 +04:00
|
|
|
#
|
1995-03-26 01:35:28 +03:00
|
|
|
# We have to check the byte order flag to see what byte order all the
|
|
|
|
|
# other stuff in the header is in.
|
1993-06-10 04:57:28 +04:00
|
|
|
#
|
1997-05-17 16:36:22 +04:00
|
|
|
# MIPS R3000 may also be for MIPS R2000.
|
1997-01-27 20:58:11 +03:00
|
|
|
# What're the correct byte orders for the nCUBE and the Fujitsu VPP500?
|
1995-10-28 02:33:14 +03:00
|
|
|
#
|
1995-04-28 23:23:38 +04:00
|
|
|
# updated by Daniel Quinlan (quinlan@yggdrasil.com)
|
1993-06-10 04:57:28 +04:00
|
|
|
0 string \177ELF ELF
|
|
|
|
|
>4 byte 0 invalid class
|
|
|
|
|
>4 byte 1 32-bit
|
2000-08-13 10:33:03 +04:00
|
|
|
# only for MIPS
|
1999-11-01 20:39:26 +03:00
|
|
|
>>18 beshort 8
|
2000-08-13 10:33:03 +04:00
|
|
|
>>18 beshort 10
|
1999-11-01 20:39:26 +03:00
|
|
|
>>>36 belong &0x20 N32
|
1993-06-10 04:57:28 +04:00
|
|
|
>4 byte 2 64-bit
|
|
|
|
|
>5 byte 0 invalid byte order
|
|
|
|
|
>5 byte 1 LSB
|
2000-08-10 23:12:40 +04:00
|
|
|
# only for MIPS R3000_BE
|
|
|
|
|
>>18 leshort 8
|
|
|
|
|
# only for 32-bit
|
|
|
|
|
>>>4 byte 1
|
|
|
|
|
>>>>36 lelong&0xf0000000 0x00000000 mips-1
|
|
|
|
|
>>>>36 lelong&0xf0000000 0x10000000 mips-2
|
|
|
|
|
>>>>36 lelong&0xf0000000 0x20000000 mips-3
|
|
|
|
|
>>>>36 lelong&0xf0000000 0x30000000 mips-4
|
|
|
|
|
>>>>36 lelong&0xf0000000 0x40000000 mips-5
|
|
|
|
|
>>>>36 lelong&0xf0000000 0x50000000 mips-6
|
|
|
|
|
# only for 64-bit
|
|
|
|
|
>>>4 byte 2
|
|
|
|
|
>>>>48 lelong&0xf0000000 0x00000000 mips-1
|
|
|
|
|
>>>>48 lelong&0xf0000000 0x10000000 mips-2
|
|
|
|
|
>>>>48 lelong&0xf0000000 0x20000000 mips-3
|
|
|
|
|
>>>>48 lelong&0xf0000000 0x30000000 mips-4
|
|
|
|
|
>>>>48 lelong&0xf0000000 0x40000000 mips-5
|
|
|
|
|
>>>>48 lelong&0xf0000000 0x50000000 mips-6
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 leshort 0 no file type,
|
|
|
|
|
>>16 leshort 1 relocatable,
|
|
|
|
|
>>16 leshort 2 executable,
|
|
|
|
|
>>16 leshort 3 shared object,
|
1996-10-06 00:20:24 +04:00
|
|
|
# Core handling from Peter Tobias <tobias@server.et-inf.fho-emden.de>
|
1998-09-20 19:27:15 +04:00
|
|
|
# corrections by Christian 'Dr. Disk' Hechelmann <drdisk@ds9.au.s.shuttle.de>
|
1996-10-06 00:20:24 +04:00
|
|
|
>>16 leshort 4 core file
|
1998-09-20 19:27:15 +04:00
|
|
|
>>>(0x38+0xcc) string >\0 of '%s'
|
|
|
|
|
>>>(0x38+0x10) lelong >0 (signal %d),
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 leshort &0xff00 processor-specific,
|
|
|
|
|
>>18 leshort 0 no machine,
|
1995-10-28 02:33:14 +03:00
|
|
|
>>18 leshort 1 AT&T WE32100 - invalid byte order,
|
1995-04-28 23:23:38 +04:00
|
|
|
>>18 leshort 2 SPARC - invalid byte order,
|
|
|
|
|
>>18 leshort 3 Intel 80386,
|
|
|
|
|
>>18 leshort 4 Motorola 68000 - invalid byte order,
|
|
|
|
|
>>18 leshort 5 Motorola 88000 - invalid byte order,
|
|
|
|
|
>>18 leshort 6 Intel 80486,
|
|
|
|
|
>>18 leshort 7 Intel 80860,
|
2000-08-10 23:12:40 +04:00
|
|
|
# "officially" big endian, but binutils bfd only emits magic #8 for MIPS.
|
2000-11-24 02:21:14 +03:00
|
|
|
>>18 leshort 8 MIPS R3000_LE [bfd bug],
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 leshort 9 Amdahl - invalid byte order,
|
1997-05-17 16:36:22 +04:00
|
|
|
>>18 leshort 10 MIPS R3000_LE,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 leshort 11 RS6000 - invalid byte order,
|
|
|
|
|
>>18 leshort 15 PA-RISC - invalid byte order,
|
2001-03-17 14:21:51 +03:00
|
|
|
>>>50 leshort 0x0214 2.0
|
|
|
|
|
>>>48 leshort &0x0008 (LP64),
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 leshort 16 nCUBE,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 leshort 17 Fujitsu VPP500,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 leshort 18 SPARC32PLUS,
|
|
|
|
|
>>18 leshort 20 PowerPC,
|
1998-08-12 21:48:35 +04:00
|
|
|
>>18 leshort 36 NEC V800,
|
|
|
|
|
>>18 leshort 37 Fujitsu FR20,
|
|
|
|
|
>>18 leshort 38 TRW RH-32,
|
|
|
|
|
>>18 leshort 39 Motorola RCE,
|
2001-02-13 17:35:21 +03:00
|
|
|
>>18 leshort 40 ARM,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 leshort 41 Alpha,
|
1998-08-12 21:48:35 +04:00
|
|
|
>>18 leshort 42 Hitachi SH,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 leshort 43 SPARC V9 - invalid byte order,
|
|
|
|
|
>>18 leshort 44 Siemens Tricore Embedded Processor,
|
|
|
|
|
>>18 leshort 45 Argonaut RISC Core, Argonaut Technologies Inc.,
|
|
|
|
|
>>18 leshort 46 Hitachi H8/300,
|
|
|
|
|
>>18 leshort 47 Hitachi H8/300H,
|
|
|
|
|
>>18 leshort 48 Hitachi H8S,
|
|
|
|
|
>>18 leshort 49 Hitachi H8/500,
|
1999-11-01 20:39:26 +03:00
|
|
|
>>18 leshort 50 IA-64 (Intel 64 bit architecture)
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 leshort 51 Stanford MIPS-X,
|
|
|
|
|
>>18 leshort 52 Motorola Coldfire,
|
|
|
|
|
>>18 leshort 53 Motorola M68HC12,
|
2001-06-19 13:27:24 +04:00
|
|
|
>>18 leshort 62 AMD x86-64,
|
1999-08-21 04:28:09 +04:00
|
|
|
>>18 leshort 75 Digital VAX,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 leshort 0x9026 Alpha (unofficial),
|
1995-04-28 23:23:38 +04:00
|
|
|
>>20 lelong 0 invalid version
|
|
|
|
|
>>20 lelong 1 version 1
|
1993-06-10 04:57:28 +04:00
|
|
|
>>36 lelong 1 MathCoPro/FPU/MAU Required
|
1998-09-20 19:27:15 +04:00
|
|
|
>8 string >\0 (%s)
|
2001-03-17 14:21:51 +03:00
|
|
|
>8 string \0
|
|
|
|
|
>>7 byte 0 (SYSV)
|
|
|
|
|
>>7 byte 1 (HP-UX)
|
|
|
|
|
>>7 byte 2 (NetBSD)
|
|
|
|
|
>>7 byte 3 (GNU/Linux)
|
|
|
|
|
>>7 byte 4 (GNU/Hurd)
|
|
|
|
|
>>7 byte 5 (86Open)
|
|
|
|
|
>>7 byte 6 (Solaris)
|
|
|
|
|
>>7 byte 7 (Monterey)
|
|
|
|
|
>>7 byte 8 (IRIX)
|
|
|
|
|
>>7 byte 9 (FreeBSD)
|
|
|
|
|
>>7 byte 10 (Tru64)
|
|
|
|
|
>>7 byte 97 (ARM)
|
|
|
|
|
>>7 byte 255 (embedded)
|
1996-09-26 23:51:28 +04:00
|
|
|
>5 byte 2 MSB
|
1999-11-01 20:39:26 +03:00
|
|
|
# only for MIPS R3000_BE
|
|
|
|
|
>>18 beshort 8
|
|
|
|
|
# only for 32-bit
|
|
|
|
|
>>>4 byte 1
|
|
|
|
|
>>>>36 belong&0xf0000000 0x00000000 mips-1
|
|
|
|
|
>>>>36 belong&0xf0000000 0x10000000 mips-2
|
|
|
|
|
>>>>36 belong&0xf0000000 0x20000000 mips-3
|
|
|
|
|
>>>>36 belong&0xf0000000 0x30000000 mips-4
|
|
|
|
|
>>>>36 belong&0xf0000000 0x40000000 mips-5
|
|
|
|
|
>>>>36 belong&0xf0000000 0x50000000 mips-6
|
|
|
|
|
# only for 64-bit
|
|
|
|
|
>>>4 byte 2
|
|
|
|
|
>>>>48 belong&0xf0000000 0x00000000 mips-1
|
|
|
|
|
>>>>48 belong&0xf0000000 0x10000000 mips-2
|
|
|
|
|
>>>>48 belong&0xf0000000 0x20000000 mips-3
|
|
|
|
|
>>>>48 belong&0xf0000000 0x30000000 mips-4
|
|
|
|
|
>>>>48 belong&0xf0000000 0x40000000 mips-5
|
|
|
|
|
>>>>48 belong&0xf0000000 0x50000000 mips-6
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 beshort 0 no file type,
|
|
|
|
|
>>16 beshort 1 relocatable,
|
|
|
|
|
>>16 beshort 2 executable,
|
|
|
|
|
>>16 beshort 3 shared object,
|
|
|
|
|
>>16 beshort 4 core file,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>>(0x38+0xcc) string >\0 of '%s'
|
|
|
|
|
>>>(0x38+0x10) belong >0 (signal %d),
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 beshort &0xff00 processor-specific,
|
|
|
|
|
>>18 beshort 0 no machine,
|
|
|
|
|
>>18 beshort 1 AT&T WE32100,
|
|
|
|
|
>>18 beshort 2 SPARC,
|
|
|
|
|
>>18 beshort 3 Intel 80386 - invalid byte order,
|
|
|
|
|
>>18 beshort 4 Motorola 68000,
|
|
|
|
|
>>18 beshort 5 Motorola 88000,
|
|
|
|
|
>>18 beshort 6 Intel 80486 - invalid byte order,
|
|
|
|
|
>>18 beshort 7 Intel 80860,
|
1997-05-17 16:36:22 +04:00
|
|
|
>>18 beshort 8 MIPS R3000_BE,
|
1996-10-06 00:20:24 +04:00
|
|
|
>>18 beshort 9 Amdahl,
|
1997-05-17 16:36:22 +04:00
|
|
|
>>18 beshort 10 MIPS R3000_LE - invalid byte order,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 beshort 11 RS6000,
|
2001-03-17 14:21:51 +03:00
|
|
|
>>18 beshort 15 PA-RISC
|
|
|
|
|
>>>50 beshort 0x0214 2.0
|
|
|
|
|
>>>48 beshort &0x0008 (LP64)
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 beshort 16 nCUBE,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 beshort 17 Fujitsu VPP500,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 beshort 18 SPARC32PLUS,
|
1999-11-01 20:39:26 +03:00
|
|
|
>>>36 belong&0xffff00 &0x000100 V8+ Required,
|
|
|
|
|
>>>36 belong&0xffff00 &0x000200 Sun UltraSPARC1 Extensions Required,
|
|
|
|
|
>>>36 belong&0xffff00 &0x000400 HaL R1 Extensions Required,
|
|
|
|
|
>>>36 belong&0xffff00 &0x000800 Sun UltraSPARC3 Extensions Required,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 beshort 20 PowerPC or cisco 4500,
|
|
|
|
|
>>18 beshort 21 cisco 7500,
|
|
|
|
|
>>18 beshort 24 cisco SVIP,
|
|
|
|
|
>>18 beshort 25 cisco 7200,
|
|
|
|
|
>>18 beshort 36 NEC V800 or cisco 12000,
|
1998-08-12 21:48:35 +04:00
|
|
|
>>18 beshort 37 Fujitsu FR20,
|
|
|
|
|
>>18 beshort 38 TRW RH-32,
|
|
|
|
|
>>18 beshort 39 Motorola RCE,
|
2001-02-13 17:35:21 +03:00
|
|
|
>>18 beshort 40 ARM,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 beshort 41 Alpha,
|
1999-09-12 20:38:16 +04:00
|
|
|
>>18 beshort 42 Hitachi SH,
|
1999-11-01 20:39:26 +03:00
|
|
|
>>18 beshort 43 SPARC V9,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 beshort 44 Siemens Tricore Embedded Processor,
|
|
|
|
|
>>18 beshort 45 Argonaut RISC Core, Argonaut Technologies Inc.,
|
|
|
|
|
>>18 beshort 46 Hitachi H8/300,
|
|
|
|
|
>>18 beshort 47 Hitachi H8/300H,
|
|
|
|
|
>>18 beshort 48 Hitachi H8S,
|
|
|
|
|
>>18 beshort 49 Hitachi H8/500,
|
|
|
|
|
>>18 beshort 50 Intel Merced Processor,
|
|
|
|
|
>>18 beshort 51 Stanford MIPS-X,
|
|
|
|
|
>>18 beshort 52 Motorola Coldfire,
|
|
|
|
|
>>18 beshort 53 Motorola M68HC12,
|
1999-08-21 04:28:09 +04:00
|
|
|
>>18 beshort 75 Digital VAX,
|
1998-09-20 19:27:15 +04:00
|
|
|
>>18 beshort 0x9026 Alpha (unofficial),
|
1995-04-28 23:23:38 +04:00
|
|
|
>>20 belong 0 invalid version
|
|
|
|
|
>>20 belong 1 version 1
|
1993-06-10 04:57:28 +04:00
|
|
|
>>36 belong 1 MathCoPro/FPU/MAU Required
|
