1995-03-26 01:35:28 +03:00
|
|
|
|
|
|
|
#------------------------------------------------------------------------------
|
|
|
|
# elf: file(1) magic for ELF executables
|
1993-06-10 04:57:28 +04:00
|
|
|
#
|
1995-03-26 01:35:28 +03:00
|
|
|
# We have to check the byte order flag to see what byte order all the
|
|
|
|
# other stuff in the header is in.
|
1993-06-10 04:57:28 +04:00
|
|
|
#
|
1997-05-17 16:36:22 +04:00
|
|
|
# MIPS R3000 may also be for MIPS R2000.
|
1997-01-27 20:58:11 +03:00
|
|
|
# What're the correct byte orders for the nCUBE and the Fujitsu VPP500?
|
1995-10-28 02:33:14 +03:00
|
|
|
#
|
1995-04-28 23:23:38 +04:00
|
|
|
# updated by Daniel Quinlan (quinlan@yggdrasil.com)
|
1993-06-10 04:57:28 +04:00
|
|
|
0 string \177ELF ELF
|
|
|
|
>4 byte 0 invalid class
|
|
|
|
>4 byte 1 32-bit
|
|
|
|
>4 byte 2 64-bit
|
|
|
|
>5 byte 0 invalid byte order
|
|
|
|
>5 byte 1 LSB
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 leshort 0 no file type,
|
|
|
|
>>16 leshort 1 relocatable,
|
|
|
|
>>16 leshort 2 executable,
|
|
|
|
>>16 leshort 3 shared object,
|
1996-10-06 00:20:24 +04:00
|
|
|
# Core handling from Peter Tobias <tobias@server.et-inf.fho-emden.de>
|
|
|
|
>>16 leshort 4 core file
|
|
|
|
>>>400 lelong >0 (signal %d),
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 leshort &0xff00 processor-specific,
|
|
|
|
>>18 leshort 0 no machine,
|
1995-10-28 02:33:14 +03:00
|
|
|
>>18 leshort 1 AT&T WE32100 - invalid byte order,
|
1995-04-28 23:23:38 +04:00
|
|
|
>>18 leshort 2 SPARC - invalid byte order,
|
|
|
|
>>18 leshort 3 Intel 80386,
|
|
|
|
>>18 leshort 4 Motorola 68000 - invalid byte order,
|
|
|
|
>>18 leshort 5 Motorola 88000 - invalid byte order,
|
|
|
|
>>18 leshort 6 Intel 80486,
|
|
|
|
>>18 leshort 7 Intel 80860,
|
1997-05-17 16:36:22 +04:00
|
|
|
>>18 leshort 8 MIPS R3000_BE - invalid byte order,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 leshort 9 Amdahl - invalid byte order,
|
1997-05-17 16:36:22 +04:00
|
|
|
>>18 leshort 10 MIPS R3000_LE,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 leshort 11 RS6000 - invalid byte order,
|
|
|
|
>>18 leshort 15 PA-RISC - invalid byte order,
|
|
|
|
>>18 leshort 16 nCUBE,
|
|
|
|
>>18 leshort 17 VPP500,
|
|
|
|
>>18 leshort 18 SPARC32PLUS,
|
1998-08-12 21:48:35 +04:00
|
|
|
>>18 leshort 19 Intel 80960,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 leshort 20 PowerPC,
|
1998-08-12 21:48:35 +04:00
|
|
|
>>18 leshort 36 NEC V800,
|
|
|
|
>>18 leshort 37 Fujitsu FR20,
|
|
|
|
>>18 leshort 38 TRW RH-32,
|
|
|
|
>>18 leshort 39 Motorola RCE,
|
|
|
|
>>18 leshort 40 ARM,
|
|
|
|
>>18 leshort 41 Alpha - new,
|
|
|
|
>>18 leshort 42 Hitachi SH,
|
|
|
|
>>18 leshort 43 SPARC V9(64),
|
|
|
|
>>18 leshort 50 Intel IA64 (Merced),
|
1996-10-06 00:20:24 +04:00
|
|
|
>>18 leshort 0x9026 Alpha,
|
1995-04-28 23:23:38 +04:00
|
|
|
>>20 lelong 0 invalid version
|
|
|
|
>>20 lelong 1 version 1
|
1993-06-10 04:57:28 +04:00
|
|
|
>>36 lelong 1 MathCoPro/FPU/MAU Required
|
1996-09-26 23:51:28 +04:00
|
|
|
>5 byte 2 MSB
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 beshort 0 no file type,
|
|
|
|
>>16 beshort 1 relocatable,
|
|
|
|
>>16 beshort 2 executable,
|
|
|
|
>>16 beshort 3 shared object,
|
|
|
|
>>16 beshort 4 core file,
|
1996-10-06 00:20:24 +04:00
|
|
|
>>>400 lelong >0 (signal %d),
|
1995-04-28 23:23:38 +04:00
|
|
|
>>16 beshort &0xff00 processor-specific,
|
|
|
|
>>18 beshort 0 no machine,
|
|
|
|
>>18 beshort 1 AT&T WE32100,
|
|
|
|
>>18 beshort 2 SPARC,
|
|
|
|
>>18 beshort 3 Intel 80386 - invalid byte order,
|
|
|
|
>>18 beshort 4 Motorola 68000,
|
|
|
|
>>18 beshort 5 Motorola 88000,
|
|
|
|
>>18 beshort 6 Intel 80486 - invalid byte order,
|
|
|
|
>>18 beshort 7 Intel 80860,
|
1997-05-17 16:36:22 +04:00
|
|
|
>>18 beshort 8 MIPS R3000_BE,
|
1996-10-06 00:20:24 +04:00
|
|
|
>>18 beshort 9 Amdahl,
|
1997-05-17 16:36:22 +04:00
|
|
|
>>18 beshort 10 MIPS R3000_LE - invalid byte order,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 beshort 11 RS6000,
|
|
|
|
>>18 beshort 15 PA-RISC,
|
|
|
|
>>18 beshort 16 nCUBE,
|
|
|
|
>>18 beshort 17 VPP500,
|
|
|
|
>>18 beshort 18 SPARC32PLUS,
|
1998-08-12 21:48:35 +04:00
|
|
|
>>18 beshort 19 Intel 80960,
|
1997-01-27 20:58:11 +03:00
|
|
|
>>18 beshort 20 PowerPC,
|
1998-08-12 21:48:35 +04:00
|
|
|
>>18 beshort 36 NEC V800,
|
|
|
|
>>18 beshort 37 Fujitsu FR20,
|
|
|
|
>>18 beshort 38 TRW RH-32,
|
|
|
|
>>18 beshort 39 Motorola RCE,
|
|
|
|
>>18 beshort 40 ARM,
|
|
|
|
>>18 beshort 41 Alpha - new,
|
|
|
|
>>18 beshort 42 Hitachi SH,
|
|
|
|
>>18 beshort 43 SPARC V9(64),
|
|
|
|
>>18 beshort 50 Intel IA64 (Merced),
|
1996-10-06 00:20:24 +04:00
|
|
|
>>18 beshort 0x9026 Alpha,
|
1995-04-28 23:23:38 +04:00
|
|
|
>>20 belong 0 invalid version
|
|
|
|
>>20 belong 1 version 1
|
1993-06-10 04:57:28 +04:00
|
|
|
>>36 belong 1 MathCoPro/FPU/MAU Required
|