NetBSD/sys/dev/pci/if_atw_pci.c

316 lines
8.8 KiB
C
Raw Normal View History

/* $NetBSD: if_atw_pci.c,v 1.10 2005/06/22 06:16:02 dyoung Exp $ */
2003-07-07 02:57:23 +04:00
/*-
* Copyright (c) 1998, 1999, 2000, 2002 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
* NASA Ames Research Center; Charles M. Hannum; and David Young.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* PCI bus front-end for the ADMtek ADM8211 802.11 MAC/BBP chip.
*
* Derived from the ``Tulip'' PCI bus front-end.
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: if_atw_pci.c,v 1.10 2005/06/22 06:16:02 dyoung Exp $");
2003-07-07 02:57:23 +04:00
#include <sys/param.h>
2005-02-27 03:26:58 +03:00
#include <sys/systm.h>
#include <sys/mbuf.h>
2003-07-07 02:57:23 +04:00
#include <sys/malloc.h>
#include <sys/kernel.h>
#include <sys/socket.h>
#include <sys/ioctl.h>
#include <sys/errno.h>
#include <sys/device.h>
#include <machine/endian.h>
2005-02-27 03:26:58 +03:00
2003-07-07 02:57:23 +04:00
#include <net/if.h>
#include <net/if_dl.h>
#include <net/if_media.h>
#include <net/if_ether.h>
#include <net80211/ieee80211_netbsd.h>
#include <net80211/ieee80211_radiotap.h>
#include <net80211/ieee80211_var.h>
2003-07-07 02:57:23 +04:00
#include <machine/bus.h>
#include <machine/intr.h>
#include <dev/ic/atwreg.h>
#include <dev/ic/rf3000reg.h>
#include <dev/ic/si4136reg.h>
2003-07-07 02:57:23 +04:00
#include <dev/ic/atwvar.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcidevs.h>
/*
* PCI configuration space registers used by the ADM8211.
*/
#define ATW_PCI_IOBA 0x10 /* i/o mapped base */
#define ATW_PCI_MMBA 0x14 /* memory mapped base */
struct atw_pci_softc {
struct atw_softc psc_atw; /* real ADM8211 softc */
2003-07-07 02:57:23 +04:00
pci_intr_handle_t psc_ih; /* interrupt handle */
void *psc_intrcookie;
2003-07-07 02:57:23 +04:00
pci_chipset_tag_t psc_pc; /* our PCI chipset */
pcitag_t psc_pcitag; /* our PCI tag */
2003-07-07 02:57:23 +04:00
};
static int atw_pci_match(struct device *, struct cfdata *, void *);
static void atw_pci_attach(struct device *, struct device *, void *);
2003-07-07 02:57:23 +04:00
CFATTACH_DECL(atw_pci, sizeof(struct atw_pci_softc),
atw_pci_match, atw_pci_attach, NULL, NULL);
static const struct atw_pci_product {
2003-07-07 02:57:23 +04:00
u_int32_t app_vendor; /* PCI vendor ID */
u_int32_t app_product; /* PCI product ID */
const char *app_product_name;
} atw_pci_products[] = {
{ PCI_VENDOR_ADMTEK, PCI_PRODUCT_ADMTEK_ADM8211,
"ADMtek ADM8211 802.11 MAC/BBP" },
{ 0, 0, NULL },
};
static const struct atw_pci_product *
2004-01-29 13:25:49 +03:00
atw_pci_lookup(const struct pci_attach_args *pa)
2003-07-07 02:57:23 +04:00
{
const struct atw_pci_product *app;
for (app = atw_pci_products;
app->app_product_name != NULL;
app++) {
if (PCI_VENDOR(pa->pa_id) == app->app_vendor &&
PCI_PRODUCT(pa->pa_id) == app->app_product)
return (app);
}
return (NULL);
}
static int
2004-01-29 13:25:49 +03:00
atw_pci_match(struct device *parent, struct cfdata *match, void *aux)
2003-07-07 02:57:23 +04:00
{
struct pci_attach_args *pa = aux;
if (atw_pci_lookup(pa) != NULL)
return (1);
2003-07-07 02:57:23 +04:00
return (0);
}
static int
atw_pci_enable(struct atw_softc *sc)
{
struct atw_pci_softc *psc = (void *)sc;
/* Establish the interrupt. */
psc->psc_intrcookie = pci_intr_establish(psc->psc_pc, psc->psc_ih,
IPL_NET, atw_intr, sc);
if (psc->psc_intrcookie == NULL) {
printf("%s: unable to establish interrupt\n",
sc->sc_dev.dv_xname);
return (1);
}
return (0);
}
static void
atw_pci_disable(struct atw_softc *sc)
{
struct atw_pci_softc *psc = (void *)sc;
/* Unhook the interrupt handler. */
pci_intr_disestablish(psc->psc_pc, psc->psc_intrcookie);
psc->psc_intrcookie = NULL;
}
static void
2004-01-29 13:25:49 +03:00
atw_pci_attach(struct device *parent, struct device *self, void *aux)
2003-07-07 02:57:23 +04:00
{
struct atw_pci_softc *psc = (void *) self;
struct atw_softc *sc = &psc->psc_atw;
2003-07-07 02:57:23 +04:00
struct pci_attach_args *pa = aux;
pci_chipset_tag_t pc = pa->pa_pc;
const char *intrstr = NULL;
bus_space_tag_t iot, memt;
bus_space_handle_t ioh, memh;
int ioh_valid, memh_valid;
const struct atw_pci_product *app;
pcireg_t reg;
int pmreg;
2003-07-07 02:57:23 +04:00
psc->psc_pc = pa->pa_pc;
psc->psc_pcitag = pa->pa_tag;
2003-07-07 02:57:23 +04:00
app = atw_pci_lookup(pa);
if (app == NULL) {
printf("\n");
panic("atw_pci_attach: impossible");
}
/*
* No power management hooks.
* XXX Maybe we should add some!
*/
sc->sc_flags |= ATWF_ENABLED;
/*
* Get revision info, and set some chip-specific variables.
*/
sc->sc_rev = PCI_REVISION(pa->pa_class);
printf(": %s, revision %d.%d\n", app->app_product_name,
(sc->sc_rev >> 4) & 0xf, sc->sc_rev & 0xf);
2003-07-07 02:57:23 +04:00
/*
* Check to see if the device is in power-save mode, and
* being it out if necessary.
*
* XXX This code comes almost verbatim from if_tlp_pci.c. I do
* not understand it. Tulip clears the "sleep mode" bit in the
* CFDA register, first. There is an equivalent (?) register at the
* same place in the ADM8211, but the docs do not assign its bits
* any meanings. -dcy
*/
if (pci_get_capability(pc, pa->pa_tag, PCI_CAP_PWRMGMT, &pmreg, 0)) {
reg = pci_conf_read(pc, pa->pa_tag, pmreg + PCI_PMCSR);
switch (reg & PCI_PMCSR_STATE_MASK) {
case PCI_PMCSR_STATE_D1:
case PCI_PMCSR_STATE_D2:
printf(": waking up from power state D%d\n%s",
reg & PCI_PMCSR_STATE_MASK, sc->sc_dev.dv_xname);
pci_conf_write(pc, pa->pa_tag, pmreg + PCI_PMCSR,
(reg & ~PCI_PMCSR_STATE_MASK) |
PCI_PMCSR_STATE_D0);
break;
case PCI_PMCSR_STATE_D3:
/*
* The card has lost all configuration data in
* this state, so punt.
*/
printf(": unable to wake up from power state D3, "
"reboot required.\n");
pci_conf_write(pc, pa->pa_tag, pmreg + PCI_PMCSR,
(reg & ~PCI_PMCSR_STATE_MASK) |
PCI_PMCSR_STATE_D0);
return;
}
}
/*
* Map the device.
*/
ioh_valid = (pci_mapreg_map(pa, ATW_PCI_IOBA,
PCI_MAPREG_TYPE_IO, 0,
&iot, &ioh, NULL, NULL) == 0);
memh_valid = (pci_mapreg_map(pa, ATW_PCI_MMBA,
PCI_MAPREG_TYPE_MEM|PCI_MAPREG_MEM_TYPE_32BIT, 0,
&memt, &memh, NULL, NULL) == 0);
if (memh_valid) {
sc->sc_st = memt;
sc->sc_sh = memh;
} else if (ioh_valid) {
sc->sc_st = iot;
sc->sc_sh = ioh;
} else {
printf(": unable to map device registers\n");
return;
}
sc->sc_dmat = pa->pa_dmat;
/*
* Make sure bus mastering is enabled.
*/
pci_conf_write(pc, pa->pa_tag, PCI_COMMAND_STATUS_REG,
pci_conf_read(pc, pa->pa_tag, PCI_COMMAND_STATUS_REG) |
PCI_COMMAND_MASTER_ENABLE);
/*
* Get the cacheline size.
*/
sc->sc_cacheline = PCI_CACHELINE(pci_conf_read(pc, pa->pa_tag,
PCI_BHLC_REG));
/*
* Get PCI data moving command info.
*/
if (pa->pa_flags & PCI_FLAGS_MRL_OKAY) /* read line */
sc->sc_flags |= ATWF_MRL;
if (pa->pa_flags & PCI_FLAGS_MRM_OKAY) /* read multiple */
sc->sc_flags |= ATWF_MRM;
if (pa->pa_flags & PCI_FLAGS_MWI_OKAY) /* write invalidate */
sc->sc_flags |= ATWF_MWI;
/*
* Map and establish our interrupt.
*/
if (pci_intr_map(pa, &psc->psc_ih)) {
2003-07-07 02:57:23 +04:00
printf("%s: unable to map interrupt\n",
sc->sc_dev.dv_xname);
return;
}
2005-02-27 03:26:58 +03:00
intrstr = pci_intr_string(pc, psc->psc_ih);
psc->psc_intrcookie = pci_intr_establish(pc, psc->psc_ih, IPL_NET,
atw_intr, sc);
if (psc->psc_intrcookie == NULL) {
2003-07-07 02:57:23 +04:00
printf("%s: unable to establish interrupt",
sc->sc_dev.dv_xname);
if (intrstr != NULL)
printf(" at %s", intrstr);
printf("\n");
return;
}
2003-07-07 02:57:23 +04:00
printf("%s: interrupting at %s\n", sc->sc_dev.dv_xname, intrstr);
sc->sc_enable = atw_pci_enable;
sc->sc_disable = atw_pci_disable;
2003-07-07 02:57:23 +04:00
/*
* Finish off the attach.
*/
atw_attach(sc);
}