AES ARMASM <ARMV7: fix load order
Loading from memory based on register that is overwritten in ldrd. When ldrd split out for older processors, register overwritten before second load. Switch order of loads in this case.
This commit is contained in:
parent
09dd9a0ca3
commit
4eeb792a05
@ -704,8 +704,8 @@ L_AES_set_encrypt_key_start_192:
|
||||
ldrd r6, r7, [r0, #8]
|
||||
#endif
|
||||
#if defined(WOLFSSL_SP_ARM_ARCH) && (WOLFSSL_SP_ARM_ARCH < 7)
|
||||
ldr r0, [r0, #16]
|
||||
ldr r1, [r0, #20]
|
||||
ldr r0, [r0, #16]
|
||||
#else
|
||||
ldrd r0, r1, [r0, #16]
|
||||
#endif
|
||||
|
Loading…
x
Reference in New Issue
Block a user