unicorn/qemu/target/riscv/README

5 lines
211 B
Plaintext
Raw Normal View History

2021-10-03 17:14:44 +03:00
code under riscv32/ is from riscv32-softmmu/target/riscv/*.inc.c
code under riscv64/ is from riscv64-softmmu/target/riscv/*.inc.c
WARNING: these code are autogen from scripts/decodetree.py, DO NOT modify them.