112 lines
4.2 KiB
C
112 lines
4.2 KiB
C
|
/*
|
||
|
|
* Tiny Code Generator for QEMU
|
||
|
|
*
|
||
|
|
* Copyright (c) 2008 Fabrice Bellard
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
||
|
|
* of this software and associated documentation files (the "Software"), to deal
|
||
|
|
* in the Software without restriction, including without limitation the rights
|
||
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
||
|
|
* copies of the Software, and to permit persons to whom the Software is
|
||
|
|
* furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
||
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||
|
|
* THE SOFTWARE.
|
||
|
|
*/
|
||
|
|
#ifndef TCG_TARGET_PPC64
|
||
|
|
#define TCG_TARGET_PPC64 1
|
||
|
|
|
||
|
|
#ifdef _ARCH_PPC64
|
||
|
|
# define TCG_TARGET_REG_BITS 64
|
||
|
|
#else
|
||
|
|
# define TCG_TARGET_REG_BITS 32
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define TCG_TARGET_NB_REGS 32
|
||
|
|
#define TCG_TARGET_INSN_UNIT_SIZE 4
|
||
|
|
|
||
|
|
typedef enum {
|
||
|
|
TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3,
|
||
|
|
TCG_REG_R4, TCG_REG_R5, TCG_REG_R6, TCG_REG_R7,
|
||
|
|
TCG_REG_R8, TCG_REG_R9, TCG_REG_R10, TCG_REG_R11,
|
||
|
|
TCG_REG_R12, TCG_REG_R13, TCG_REG_R14, TCG_REG_R15,
|
||
|
|
TCG_REG_R16, TCG_REG_R17, TCG_REG_R18, TCG_REG_R19,
|
||
|
|
TCG_REG_R20, TCG_REG_R21, TCG_REG_R22, TCG_REG_R23,
|
||
|
|
TCG_REG_R24, TCG_REG_R25, TCG_REG_R26, TCG_REG_R27,
|
||
|
|
TCG_REG_R28, TCG_REG_R29, TCG_REG_R30, TCG_REG_R31,
|
||
|
|
|
||
|
|
TCG_REG_CALL_STACK = TCG_REG_R1,
|
||
|
|
TCG_AREG0 = TCG_REG_R27
|
||
|
|
} TCGReg;
|
||
|
|
|
||
|
|
/* optional instructions automatically implemented */
|
||
|
|
#define TCG_TARGET_HAS_ext8u_i32 0 /* andi */
|
||
|
|
#define TCG_TARGET_HAS_ext16u_i32 0
|
||
|
|
|
||
|
|
/* optional instructions */
|
||
|
|
#define TCG_TARGET_HAS_div_i32 1
|
||
|
|
#define TCG_TARGET_HAS_rem_i32 0
|
||
|
|
#define TCG_TARGET_HAS_rot_i32 1
|
||
|
|
#define TCG_TARGET_HAS_ext8s_i32 1
|
||
|
|
#define TCG_TARGET_HAS_ext16s_i32 1
|
||
|
|
#define TCG_TARGET_HAS_bswap16_i32 1
|
||
|
|
#define TCG_TARGET_HAS_bswap32_i32 1
|
||
|
|
#define TCG_TARGET_HAS_not_i32 1
|
||
|
|
#define TCG_TARGET_HAS_neg_i32 1
|
||
|
|
#define TCG_TARGET_HAS_andc_i32 1
|
||
|
|
#define TCG_TARGET_HAS_orc_i32 1
|
||
|
|
#define TCG_TARGET_HAS_eqv_i32 1
|
||
|
|
#define TCG_TARGET_HAS_nand_i32 1
|
||
|
|
#define TCG_TARGET_HAS_nor_i32 1
|
||
|
|
#define TCG_TARGET_HAS_deposit_i32 1
|
||
|
|
#define TCG_TARGET_HAS_movcond_i32 1
|
||
|
|
#define TCG_TARGET_HAS_mulu2_i32 0
|
||
|
|
#define TCG_TARGET_HAS_muls2_i32 0
|
||
|
|
#define TCG_TARGET_HAS_muluh_i32 1
|
||
|
|
#define TCG_TARGET_HAS_mulsh_i32 1
|
||
|
|
|
||
|
|
#if TCG_TARGET_REG_BITS == 64
|
||
|
|
#define TCG_TARGET_HAS_add2_i32 0
|
||
|
|
#define TCG_TARGET_HAS_sub2_i32 0
|
||
|
|
#define TCG_TARGET_HAS_trunc_shr_i32 0
|
||
|
|
#define TCG_TARGET_HAS_div_i64 1
|
||
|
|
#define TCG_TARGET_HAS_rem_i64 0
|
||
|
|
#define TCG_TARGET_HAS_rot_i64 1
|
||
|
|
#define TCG_TARGET_HAS_ext8s_i64 1
|
||
|
|
#define TCG_TARGET_HAS_ext16s_i64 1
|
||
|
|
#define TCG_TARGET_HAS_ext32s_i64 1
|
||
|
|
#define TCG_TARGET_HAS_ext8u_i64 0
|
||
|
|
#define TCG_TARGET_HAS_ext16u_i64 0
|
||
|
|
#define TCG_TARGET_HAS_ext32u_i64 0
|
||
|
|
#define TCG_TARGET_HAS_bswap16_i64 1
|
||
|
|
#define TCG_TARGET_HAS_bswap32_i64 1
|
||
|
|
#define TCG_TARGET_HAS_bswap64_i64 1
|
||
|
|
#define TCG_TARGET_HAS_not_i64 1
|
||
|
|
#define TCG_TARGET_HAS_neg_i64 1
|
||
|
|
#define TCG_TARGET_HAS_andc_i64 1
|
||
|
|
#define TCG_TARGET_HAS_orc_i64 1
|
||
|
|
#define TCG_TARGET_HAS_eqv_i64 1
|
||
|
|
#define TCG_TARGET_HAS_nand_i64 1
|
||
|
|
#define TCG_TARGET_HAS_nor_i64 1
|
||
|
|
#define TCG_TARGET_HAS_deposit_i64 1
|
||
|
|
#define TCG_TARGET_HAS_movcond_i64 1
|
||
|
|
#define TCG_TARGET_HAS_add2_i64 1
|
||
|
|
#define TCG_TARGET_HAS_sub2_i64 1
|
||
|
|
#define TCG_TARGET_HAS_mulu2_i64 0
|
||
|
|
#define TCG_TARGET_HAS_muls2_i64 0
|
||
|
|
#define TCG_TARGET_HAS_muluh_i64 1
|
||
|
|
#define TCG_TARGET_HAS_mulsh_i64 1
|
||
|
|
#endif
|
||
|
|
|
||
|
|
void flush_icache_range(uintptr_t start, uintptr_t stop);
|
||
|
|
|
||
|
|
#endif
|