2015-08-21 10:04:50 +03:00
|
|
|
/* Autogen header for Unicorn Engine - DONOT MODIFY */
|
2021-10-03 17:14:44 +03:00
|
|
|
#ifndef UNICORN_AUTOGEN_arm_H
|
|
|
|
#define UNICORN_AUTOGEN_arm_H
|
|
|
|
#ifndef UNICORN_ARCH_POSTFIX
|
|
|
|
#define UNICORN_ARCH_POSTFIX _arm
|
|
|
|
#endif
|
2021-10-31 21:43:56 +03:00
|
|
|
#define tb_invalidate_phys_range tb_invalidate_phys_range_arm
|
2021-10-05 23:42:44 +03:00
|
|
|
#define use_idiv_instructions use_idiv_instructions_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define arm_arch arm_arch_arm
|
|
|
|
#define tb_target_set_jmp_target tb_target_set_jmp_target_arm
|
|
|
|
#define have_bmi1 have_bmi1_arm
|
|
|
|
#define have_popcnt have_popcnt_arm
|
|
|
|
#define have_avx1 have_avx1_arm
|
|
|
|
#define have_avx2 have_avx2_arm
|
|
|
|
#define have_isa have_isa_arm
|
|
|
|
#define have_altivec have_altivec_arm
|
|
|
|
#define have_vsx have_vsx_arm
|
|
|
|
#define flush_icache_range flush_icache_range_arm
|
|
|
|
#define s390_facilities s390_facilities_arm
|
|
|
|
#define tcg_dump_op tcg_dump_op_arm
|
|
|
|
#define tcg_dump_ops tcg_dump_ops_arm
|
|
|
|
#define tcg_gen_and_i64 tcg_gen_and_i64_arm
|
|
|
|
#define tcg_gen_discard_i64 tcg_gen_discard_i64_arm
|
|
|
|
#define tcg_gen_ld16s_i64 tcg_gen_ld16s_i64_arm
|
|
|
|
#define tcg_gen_ld16u_i64 tcg_gen_ld16u_i64_arm
|
|
|
|
#define tcg_gen_ld32s_i64 tcg_gen_ld32s_i64_arm
|
|
|
|
#define tcg_gen_ld32u_i64 tcg_gen_ld32u_i64_arm
|
|
|
|
#define tcg_gen_ld8s_i64 tcg_gen_ld8s_i64_arm
|
|
|
|
#define tcg_gen_ld8u_i64 tcg_gen_ld8u_i64_arm
|
|
|
|
#define tcg_gen_ld_i64 tcg_gen_ld_i64_arm
|
|
|
|
#define tcg_gen_mov_i64 tcg_gen_mov_i64_arm
|
|
|
|
#define tcg_gen_movi_i64 tcg_gen_movi_i64_arm
|
|
|
|
#define tcg_gen_mul_i64 tcg_gen_mul_i64_arm
|
|
|
|
#define tcg_gen_or_i64 tcg_gen_or_i64_arm
|
|
|
|
#define tcg_gen_sar_i64 tcg_gen_sar_i64_arm
|
|
|
|
#define tcg_gen_shl_i64 tcg_gen_shl_i64_arm
|
|
|
|
#define tcg_gen_shr_i64 tcg_gen_shr_i64_arm
|
|
|
|
#define tcg_gen_st_i64 tcg_gen_st_i64_arm
|
|
|
|
#define tcg_gen_xor_i64 tcg_gen_xor_i64_arm
|
|
|
|
#define cpu_icount_to_ns cpu_icount_to_ns_arm
|
|
|
|
#define cpu_is_stopped cpu_is_stopped_arm
|
|
|
|
#define cpu_get_ticks cpu_get_ticks_arm
|
|
|
|
#define cpu_get_clock cpu_get_clock_arm
|
|
|
|
#define cpu_resume cpu_resume_arm
|
|
|
|
#define qemu_init_vcpu qemu_init_vcpu_arm
|
|
|
|
#define cpu_stop_current cpu_stop_current_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define resume_all_vcpus resume_all_vcpus_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define vm_start vm_start_arm
|
|
|
|
#define address_space_dispatch_compact address_space_dispatch_compact_arm
|
|
|
|
#define flatview_translate flatview_translate_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define address_space_translate_for_iotlb address_space_translate_for_iotlb_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define qemu_get_cpu qemu_get_cpu_arm
|
|
|
|
#define cpu_address_space_init cpu_address_space_init_arm
|
|
|
|
#define cpu_get_address_space cpu_get_address_space_arm
|
|
|
|
#define cpu_exec_unrealizefn cpu_exec_unrealizefn_arm
|
|
|
|
#define cpu_exec_initfn cpu_exec_initfn_arm
|
|
|
|
#define cpu_exec_realizefn cpu_exec_realizefn_arm
|
|
|
|
#define tb_invalidate_phys_addr tb_invalidate_phys_addr_arm
|
|
|
|
#define cpu_watchpoint_insert cpu_watchpoint_insert_arm
|
|
|
|
#define cpu_watchpoint_remove_by_ref cpu_watchpoint_remove_by_ref_arm
|
|
|
|
#define cpu_watchpoint_remove_all cpu_watchpoint_remove_all_arm
|
|
|
|
#define cpu_watchpoint_address_matches cpu_watchpoint_address_matches_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define cpu_breakpoint_insert cpu_breakpoint_insert_arm
|
|
|
|
#define cpu_breakpoint_remove cpu_breakpoint_remove_arm
|
|
|
|
#define cpu_breakpoint_remove_by_ref cpu_breakpoint_remove_by_ref_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define cpu_breakpoint_remove_all cpu_breakpoint_remove_all_arm
|
|
|
|
#define cpu_abort cpu_abort_arm
|
|
|
|
#define cpu_physical_memory_test_and_clear_dirty cpu_physical_memory_test_and_clear_dirty_arm
|
|
|
|
#define memory_region_section_get_iotlb memory_region_section_get_iotlb_arm
|
|
|
|
#define flatview_add_to_dispatch flatview_add_to_dispatch_arm
|
|
|
|
#define qemu_ram_get_host_addr qemu_ram_get_host_addr_arm
|
|
|
|
#define qemu_ram_get_offset qemu_ram_get_offset_arm
|
|
|
|
#define qemu_ram_get_used_length qemu_ram_get_used_length_arm
|
|
|
|
#define qemu_ram_is_shared qemu_ram_is_shared_arm
|
|
|
|
#define qemu_ram_pagesize qemu_ram_pagesize_arm
|
|
|
|
#define qemu_ram_alloc_from_ptr qemu_ram_alloc_from_ptr_arm
|
|
|
|
#define qemu_ram_alloc qemu_ram_alloc_arm
|
|
|
|
#define qemu_ram_free qemu_ram_free_arm
|
|
|
|
#define qemu_map_ram_ptr qemu_map_ram_ptr_arm
|
|
|
|
#define qemu_ram_block_host_offset qemu_ram_block_host_offset_arm
|
|
|
|
#define qemu_ram_block_from_host qemu_ram_block_from_host_arm
|
|
|
|
#define qemu_ram_addr_from_host qemu_ram_addr_from_host_arm
|
|
|
|
#define cpu_check_watchpoint cpu_check_watchpoint_arm
|
|
|
|
#define iotlb_to_section iotlb_to_section_arm
|
|
|
|
#define address_space_dispatch_new address_space_dispatch_new_arm
|
|
|
|
#define address_space_dispatch_free address_space_dispatch_free_arm
|
|
|
|
#define flatview_read_continue flatview_read_continue_arm
|
|
|
|
#define address_space_read_full address_space_read_full_arm
|
|
|
|
#define address_space_write address_space_write_arm
|
|
|
|
#define address_space_rw address_space_rw_arm
|
|
|
|
#define cpu_physical_memory_rw cpu_physical_memory_rw_arm
|
|
|
|
#define address_space_write_rom address_space_write_rom_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define cpu_flush_icache_range cpu_flush_icache_range_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define cpu_exec_init_all cpu_exec_init_all_arm
|
|
|
|
#define address_space_access_valid address_space_access_valid_arm
|
|
|
|
#define address_space_map address_space_map_arm
|
|
|
|
#define address_space_unmap address_space_unmap_arm
|
|
|
|
#define cpu_physical_memory_map cpu_physical_memory_map_arm
|
|
|
|
#define cpu_physical_memory_unmap cpu_physical_memory_unmap_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define cpu_memory_rw_debug cpu_memory_rw_debug_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define qemu_target_page_size qemu_target_page_size_arm
|
|
|
|
#define qemu_target_page_bits qemu_target_page_bits_arm
|
|
|
|
#define qemu_target_page_bits_min qemu_target_page_bits_min_arm
|
|
|
|
#define target_words_bigendian target_words_bigendian_arm
|
|
|
|
#define cpu_physical_memory_is_io cpu_physical_memory_is_io_arm
|
|
|
|
#define ram_block_discard_range ram_block_discard_range_arm
|
|
|
|
#define ramblock_is_pmem ramblock_is_pmem_arm
|
|
|
|
#define page_size_init page_size_init_arm
|
|
|
|
#define set_preferred_target_page_bits set_preferred_target_page_bits_arm
|
|
|
|
#define finalize_target_page_bits finalize_target_page_bits_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define cpu_outb cpu_outb_arm
|
|
|
|
#define cpu_outw cpu_outw_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define cpu_outl cpu_outl_arm
|
|
|
|
#define cpu_inb cpu_inb_arm
|
|
|
|
#define cpu_inw cpu_inw_arm
|
|
|
|
#define cpu_inl cpu_inl_arm
|
|
|
|
#define memory_map memory_map_arm
|
|
|
|
#define memory_map_io memory_map_io_arm
|
|
|
|
#define memory_map_ptr memory_map_ptr_arm
|
|
|
|
#define memory_unmap memory_unmap_arm
|
|
|
|
#define memory_free memory_free_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define flatview_unref flatview_unref_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define address_space_get_flatview address_space_get_flatview_arm
|
|
|
|
#define memory_region_transaction_begin memory_region_transaction_begin_arm
|
|
|
|
#define memory_region_transaction_commit memory_region_transaction_commit_arm
|
|
|
|
#define memory_region_init memory_region_init_arm
|
|
|
|
#define memory_region_access_valid memory_region_access_valid_arm
|
|
|
|
#define memory_region_dispatch_read memory_region_dispatch_read_arm
|
|
|
|
#define memory_region_dispatch_write memory_region_dispatch_write_arm
|
|
|
|
#define memory_region_init_io memory_region_init_io_arm
|
|
|
|
#define memory_region_init_ram_ptr memory_region_init_ram_ptr_arm
|
|
|
|
#define memory_region_size memory_region_size_arm
|
|
|
|
#define memory_region_set_readonly memory_region_set_readonly_arm
|
|
|
|
#define memory_region_get_ram_ptr memory_region_get_ram_ptr_arm
|
|
|
|
#define memory_region_from_host memory_region_from_host_arm
|
|
|
|
#define memory_region_get_ram_addr memory_region_get_ram_addr_arm
|
|
|
|
#define memory_region_add_subregion memory_region_add_subregion_arm
|
|
|
|
#define memory_region_del_subregion memory_region_del_subregion_arm
|
|
|
|
#define memory_region_find memory_region_find_arm
|
|
|
|
#define memory_listener_register memory_listener_register_arm
|
|
|
|
#define memory_listener_unregister memory_listener_unregister_arm
|
|
|
|
#define address_space_remove_listeners address_space_remove_listeners_arm
|
|
|
|
#define address_space_init address_space_init_arm
|
|
|
|
#define address_space_destroy address_space_destroy_arm
|
|
|
|
#define memory_region_init_ram memory_region_init_ram_arm
|
|
|
|
#define memory_mapping_list_add_merge_sorted memory_mapping_list_add_merge_sorted_arm
|
|
|
|
#define exec_inline_op exec_inline_op_arm
|
|
|
|
#define floatx80_default_nan floatx80_default_nan_arm
|
|
|
|
#define float_raise float_raise_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float16_is_quiet_nan float16_is_quiet_nan_arm
|
|
|
|
#define float16_is_signaling_nan float16_is_signaling_nan_arm
|
|
|
|
#define float32_is_quiet_nan float32_is_quiet_nan_arm
|
|
|
|
#define float32_is_signaling_nan float32_is_signaling_nan_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_is_quiet_nan float64_is_quiet_nan_arm
|
|
|
|
#define float64_is_signaling_nan float64_is_signaling_nan_arm
|
|
|
|
#define floatx80_is_quiet_nan floatx80_is_quiet_nan_arm
|
|
|
|
#define floatx80_is_signaling_nan floatx80_is_signaling_nan_arm
|
|
|
|
#define floatx80_silence_nan floatx80_silence_nan_arm
|
|
|
|
#define propagateFloatx80NaN propagateFloatx80NaN_arm
|
|
|
|
#define float128_is_quiet_nan float128_is_quiet_nan_arm
|
|
|
|
#define float128_is_signaling_nan float128_is_signaling_nan_arm
|
|
|
|
#define float128_silence_nan float128_silence_nan_arm
|
|
|
|
#define float16_add float16_add_arm
|
|
|
|
#define float16_sub float16_sub_arm
|
|
|
|
#define float32_add float32_add_arm
|
|
|
|
#define float32_sub float32_sub_arm
|
|
|
|
#define float64_add float64_add_arm
|
|
|
|
#define float64_sub float64_sub_arm
|
|
|
|
#define float16_mul float16_mul_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float32_mul float32_mul_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_mul float64_mul_arm
|
|
|
|
#define float16_muladd float16_muladd_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float32_muladd float32_muladd_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_muladd float64_muladd_arm
|
|
|
|
#define float16_div float16_div_arm
|
|
|
|
#define float32_div float32_div_arm
|
|
|
|
#define float64_div float64_div_arm
|
|
|
|
#define float16_to_float32 float16_to_float32_arm
|
|
|
|
#define float16_to_float64 float16_to_float64_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float32_to_float16 float32_to_float16_arm
|
|
|
|
#define float32_to_float64 float32_to_float64_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_to_float16 float64_to_float16_arm
|
|
|
|
#define float64_to_float32 float64_to_float32_arm
|
|
|
|
#define float16_round_to_int float16_round_to_int_arm
|
|
|
|
#define float32_round_to_int float32_round_to_int_arm
|
|
|
|
#define float64_round_to_int float64_round_to_int_arm
|
|
|
|
#define float16_to_int16_scalbn float16_to_int16_scalbn_arm
|
|
|
|
#define float16_to_int32_scalbn float16_to_int32_scalbn_arm
|
|
|
|
#define float16_to_int64_scalbn float16_to_int64_scalbn_arm
|
|
|
|
#define float32_to_int16_scalbn float32_to_int16_scalbn_arm
|
|
|
|
#define float32_to_int32_scalbn float32_to_int32_scalbn_arm
|
|
|
|
#define float32_to_int64_scalbn float32_to_int64_scalbn_arm
|
|
|
|
#define float64_to_int16_scalbn float64_to_int16_scalbn_arm
|
|
|
|
#define float64_to_int32_scalbn float64_to_int32_scalbn_arm
|
|
|
|
#define float64_to_int64_scalbn float64_to_int64_scalbn_arm
|
|
|
|
#define float16_to_int16 float16_to_int16_arm
|
|
|
|
#define float16_to_int32 float16_to_int32_arm
|
|
|
|
#define float16_to_int64 float16_to_int64_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float32_to_int16 float32_to_int16_arm
|
|
|
|
#define float32_to_int32 float32_to_int32_arm
|
|
|
|
#define float32_to_int64 float32_to_int64_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_to_int16 float64_to_int16_arm
|
|
|
|
#define float64_to_int32 float64_to_int32_arm
|
|
|
|
#define float64_to_int64 float64_to_int64_arm
|
|
|
|
#define float16_to_int16_round_to_zero float16_to_int16_round_to_zero_arm
|
|
|
|
#define float16_to_int32_round_to_zero float16_to_int32_round_to_zero_arm
|
|
|
|
#define float16_to_int64_round_to_zero float16_to_int64_round_to_zero_arm
|
|
|
|
#define float32_to_int16_round_to_zero float32_to_int16_round_to_zero_arm
|
|
|
|
#define float32_to_int32_round_to_zero float32_to_int32_round_to_zero_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float32_to_int64_round_to_zero float32_to_int64_round_to_zero_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_to_int16_round_to_zero float64_to_int16_round_to_zero_arm
|
|
|
|
#define float64_to_int32_round_to_zero float64_to_int32_round_to_zero_arm
|
|
|
|
#define float64_to_int64_round_to_zero float64_to_int64_round_to_zero_arm
|
|
|
|
#define float16_to_uint16_scalbn float16_to_uint16_scalbn_arm
|
|
|
|
#define float16_to_uint32_scalbn float16_to_uint32_scalbn_arm
|
|
|
|
#define float16_to_uint64_scalbn float16_to_uint64_scalbn_arm
|
|
|
|
#define float32_to_uint16_scalbn float32_to_uint16_scalbn_arm
|
|
|
|
#define float32_to_uint32_scalbn float32_to_uint32_scalbn_arm
|
|
|
|
#define float32_to_uint64_scalbn float32_to_uint64_scalbn_arm
|
|
|
|
#define float64_to_uint16_scalbn float64_to_uint16_scalbn_arm
|
|
|
|
#define float64_to_uint32_scalbn float64_to_uint32_scalbn_arm
|
|
|
|
#define float64_to_uint64_scalbn float64_to_uint64_scalbn_arm
|
|
|
|
#define float16_to_uint16 float16_to_uint16_arm
|
|
|
|
#define float16_to_uint32 float16_to_uint32_arm
|
|
|
|
#define float16_to_uint64 float16_to_uint64_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float32_to_uint16 float32_to_uint16_arm
|
|
|
|
#define float32_to_uint32 float32_to_uint32_arm
|
|
|
|
#define float32_to_uint64 float32_to_uint64_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_to_uint16 float64_to_uint16_arm
|
|
|
|
#define float64_to_uint32 float64_to_uint32_arm
|
|
|
|
#define float64_to_uint64 float64_to_uint64_arm
|
|
|
|
#define float16_to_uint16_round_to_zero float16_to_uint16_round_to_zero_arm
|
|
|
|
#define float16_to_uint32_round_to_zero float16_to_uint32_round_to_zero_arm
|
|
|
|
#define float16_to_uint64_round_to_zero float16_to_uint64_round_to_zero_arm
|
|
|
|
#define float32_to_uint16_round_to_zero float32_to_uint16_round_to_zero_arm
|
|
|
|
#define float32_to_uint32_round_to_zero float32_to_uint32_round_to_zero_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float32_to_uint64_round_to_zero float32_to_uint64_round_to_zero_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_to_uint16_round_to_zero float64_to_uint16_round_to_zero_arm
|
|
|
|
#define float64_to_uint32_round_to_zero float64_to_uint32_round_to_zero_arm
|
|
|
|
#define float64_to_uint64_round_to_zero float64_to_uint64_round_to_zero_arm
|
|
|
|
#define int64_to_float16_scalbn int64_to_float16_scalbn_arm
|
|
|
|
#define int32_to_float16_scalbn int32_to_float16_scalbn_arm
|
|
|
|
#define int16_to_float16_scalbn int16_to_float16_scalbn_arm
|
|
|
|
#define int64_to_float16 int64_to_float16_arm
|
|
|
|
#define int32_to_float16 int32_to_float16_arm
|
|
|
|
#define int16_to_float16 int16_to_float16_arm
|
|
|
|
#define int64_to_float32_scalbn int64_to_float32_scalbn_arm
|
|
|
|
#define int32_to_float32_scalbn int32_to_float32_scalbn_arm
|
|
|
|
#define int16_to_float32_scalbn int16_to_float32_scalbn_arm
|
|
|
|
#define int64_to_float32 int64_to_float32_arm
|
|
|
|
#define int32_to_float32 int32_to_float32_arm
|
|
|
|
#define int16_to_float32 int16_to_float32_arm
|
|
|
|
#define int64_to_float64_scalbn int64_to_float64_scalbn_arm
|
|
|
|
#define int32_to_float64_scalbn int32_to_float64_scalbn_arm
|
|
|
|
#define int16_to_float64_scalbn int16_to_float64_scalbn_arm
|
|
|
|
#define int64_to_float64 int64_to_float64_arm
|
|
|
|
#define int32_to_float64 int32_to_float64_arm
|
|
|
|
#define int16_to_float64 int16_to_float64_arm
|
|
|
|
#define uint64_to_float16_scalbn uint64_to_float16_scalbn_arm
|
|
|
|
#define uint32_to_float16_scalbn uint32_to_float16_scalbn_arm
|
|
|
|
#define uint16_to_float16_scalbn uint16_to_float16_scalbn_arm
|
|
|
|
#define uint64_to_float16 uint64_to_float16_arm
|
|
|
|
#define uint32_to_float16 uint32_to_float16_arm
|
|
|
|
#define uint16_to_float16 uint16_to_float16_arm
|
|
|
|
#define uint64_to_float32_scalbn uint64_to_float32_scalbn_arm
|
|
|
|
#define uint32_to_float32_scalbn uint32_to_float32_scalbn_arm
|
|
|
|
#define uint16_to_float32_scalbn uint16_to_float32_scalbn_arm
|
|
|
|
#define uint64_to_float32 uint64_to_float32_arm
|
|
|
|
#define uint32_to_float32 uint32_to_float32_arm
|
|
|
|
#define uint16_to_float32 uint16_to_float32_arm
|
|
|
|
#define uint64_to_float64_scalbn uint64_to_float64_scalbn_arm
|
|
|
|
#define uint32_to_float64_scalbn uint32_to_float64_scalbn_arm
|
|
|
|
#define uint16_to_float64_scalbn uint16_to_float64_scalbn_arm
|
|
|
|
#define uint64_to_float64 uint64_to_float64_arm
|
|
|
|
#define uint32_to_float64 uint32_to_float64_arm
|
|
|
|
#define uint16_to_float64 uint16_to_float64_arm
|
|
|
|
#define float16_min float16_min_arm
|
|
|
|
#define float16_minnum float16_minnum_arm
|
|
|
|
#define float16_minnummag float16_minnummag_arm
|
|
|
|
#define float16_max float16_max_arm
|
|
|
|
#define float16_maxnum float16_maxnum_arm
|
|
|
|
#define float16_maxnummag float16_maxnummag_arm
|
|
|
|
#define float32_min float32_min_arm
|
|
|
|
#define float32_minnum float32_minnum_arm
|
|
|
|
#define float32_minnummag float32_minnummag_arm
|
|
|
|
#define float32_max float32_max_arm
|
|
|
|
#define float32_maxnum float32_maxnum_arm
|
|
|
|
#define float32_maxnummag float32_maxnummag_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float64_min float64_min_arm
|
|
|
|
#define float64_minnum float64_minnum_arm
|
|
|
|
#define float64_minnummag float64_minnummag_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_max float64_max_arm
|
|
|
|
#define float64_maxnum float64_maxnum_arm
|
|
|
|
#define float64_maxnummag float64_maxnummag_arm
|
|
|
|
#define float16_compare float16_compare_arm
|
|
|
|
#define float16_compare_quiet float16_compare_quiet_arm
|
|
|
|
#define float32_compare float32_compare_arm
|
|
|
|
#define float32_compare_quiet float32_compare_quiet_arm
|
|
|
|
#define float64_compare float64_compare_arm
|
|
|
|
#define float64_compare_quiet float64_compare_quiet_arm
|
|
|
|
#define float16_scalbn float16_scalbn_arm
|
|
|
|
#define float32_scalbn float32_scalbn_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float64_scalbn float64_scalbn_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float16_sqrt float16_sqrt_arm
|
|
|
|
#define float32_sqrt float32_sqrt_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float64_sqrt float64_sqrt_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float16_default_nan float16_default_nan_arm
|
|
|
|
#define float32_default_nan float32_default_nan_arm
|
|
|
|
#define float64_default_nan float64_default_nan_arm
|
|
|
|
#define float128_default_nan float128_default_nan_arm
|
|
|
|
#define float16_silence_nan float16_silence_nan_arm
|
|
|
|
#define float32_silence_nan float32_silence_nan_arm
|
|
|
|
#define float64_silence_nan float64_silence_nan_arm
|
|
|
|
#define float16_squash_input_denormal float16_squash_input_denormal_arm
|
|
|
|
#define float32_squash_input_denormal float32_squash_input_denormal_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float64_squash_input_denormal float64_squash_input_denormal_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define normalizeFloatx80Subnormal normalizeFloatx80Subnormal_arm
|
|
|
|
#define roundAndPackFloatx80 roundAndPackFloatx80_arm
|
|
|
|
#define normalizeRoundAndPackFloatx80 normalizeRoundAndPackFloatx80_arm
|
|
|
|
#define int32_to_floatx80 int32_to_floatx80_arm
|
|
|
|
#define int32_to_float128 int32_to_float128_arm
|
|
|
|
#define int64_to_floatx80 int64_to_floatx80_arm
|
|
|
|
#define int64_to_float128 int64_to_float128_arm
|
|
|
|
#define uint64_to_float128 uint64_to_float128_arm
|
|
|
|
#define float32_to_floatx80 float32_to_floatx80_arm
|
|
|
|
#define float32_to_float128 float32_to_float128_arm
|
|
|
|
#define float32_rem float32_rem_arm
|
|
|
|
#define float32_exp2 float32_exp2_arm
|
|
|
|
#define float32_log2 float32_log2_arm
|
|
|
|
#define float32_eq float32_eq_arm
|
|
|
|
#define float32_le float32_le_arm
|
|
|
|
#define float32_lt float32_lt_arm
|
|
|
|
#define float32_unordered float32_unordered_arm
|
|
|
|
#define float32_eq_quiet float32_eq_quiet_arm
|
|
|
|
#define float32_le_quiet float32_le_quiet_arm
|
|
|
|
#define float32_lt_quiet float32_lt_quiet_arm
|
|
|
|
#define float32_unordered_quiet float32_unordered_quiet_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float64_to_floatx80 float64_to_floatx80_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_to_float128 float64_to_float128_arm
|
|
|
|
#define float64_rem float64_rem_arm
|
|
|
|
#define float64_log2 float64_log2_arm
|
|
|
|
#define float64_eq float64_eq_arm
|
|
|
|
#define float64_le float64_le_arm
|
|
|
|
#define float64_lt float64_lt_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float64_unordered float64_unordered_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float64_eq_quiet float64_eq_quiet_arm
|
|
|
|
#define float64_le_quiet float64_le_quiet_arm
|
|
|
|
#define float64_lt_quiet float64_lt_quiet_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define float64_unordered_quiet float64_unordered_quiet_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define floatx80_to_int32 floatx80_to_int32_arm
|
|
|
|
#define floatx80_to_int32_round_to_zero floatx80_to_int32_round_to_zero_arm
|
|
|
|
#define floatx80_to_int64 floatx80_to_int64_arm
|
|
|
|
#define floatx80_to_int64_round_to_zero floatx80_to_int64_round_to_zero_arm
|
|
|
|
#define floatx80_to_float32 floatx80_to_float32_arm
|
|
|
|
#define floatx80_to_float64 floatx80_to_float64_arm
|
|
|
|
#define floatx80_to_float128 floatx80_to_float128_arm
|
|
|
|
#define floatx80_round floatx80_round_arm
|
|
|
|
#define floatx80_round_to_int floatx80_round_to_int_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define floatx80_add floatx80_add_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define floatx80_sub floatx80_sub_arm
|
|
|
|
#define floatx80_mul floatx80_mul_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define floatx80_div floatx80_div_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define floatx80_rem floatx80_rem_arm
|
|
|
|
#define floatx80_sqrt floatx80_sqrt_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define floatx80_eq floatx80_eq_arm
|
|
|
|
#define floatx80_le floatx80_le_arm
|
|
|
|
#define floatx80_lt floatx80_lt_arm
|
|
|
|
#define floatx80_unordered floatx80_unordered_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define floatx80_eq_quiet floatx80_eq_quiet_arm
|
|
|
|
#define floatx80_le_quiet floatx80_le_quiet_arm
|
|
|
|
#define floatx80_lt_quiet floatx80_lt_quiet_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define floatx80_unordered_quiet floatx80_unordered_quiet_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define float128_to_int32 float128_to_int32_arm
|
|
|
|
#define float128_to_int32_round_to_zero float128_to_int32_round_to_zero_arm
|
|
|
|
#define float128_to_int64 float128_to_int64_arm
|
|
|
|
#define float128_to_int64_round_to_zero float128_to_int64_round_to_zero_arm
|
|
|
|
#define float128_to_uint64 float128_to_uint64_arm
|
|
|
|
#define float128_to_uint64_round_to_zero float128_to_uint64_round_to_zero_arm
|
|
|
|
#define float128_to_uint32_round_to_zero float128_to_uint32_round_to_zero_arm
|
|
|
|
#define float128_to_uint32 float128_to_uint32_arm
|
|
|
|
#define float128_to_float32 float128_to_float32_arm
|
|
|
|
#define float128_to_float64 float128_to_float64_arm
|
|
|
|
#define float128_to_floatx80 float128_to_floatx80_arm
|
|
|
|
#define float128_round_to_int float128_round_to_int_arm
|
|
|
|
#define float128_add float128_add_arm
|
|
|
|
#define float128_sub float128_sub_arm
|
|
|
|
#define float128_mul float128_mul_arm
|
|
|
|
#define float128_div float128_div_arm
|
|
|
|
#define float128_rem float128_rem_arm
|
|
|
|
#define float128_sqrt float128_sqrt_arm
|
|
|
|
#define float128_eq float128_eq_arm
|
|
|
|
#define float128_le float128_le_arm
|
|
|
|
#define float128_lt float128_lt_arm
|
|
|
|
#define float128_unordered float128_unordered_arm
|
|
|
|
#define float128_eq_quiet float128_eq_quiet_arm
|
|
|
|
#define float128_le_quiet float128_le_quiet_arm
|
|
|
|
#define float128_lt_quiet float128_lt_quiet_arm
|
|
|
|
#define float128_unordered_quiet float128_unordered_quiet_arm
|
|
|
|
#define floatx80_compare floatx80_compare_arm
|
|
|
|
#define floatx80_compare_quiet floatx80_compare_quiet_arm
|
|
|
|
#define float128_compare float128_compare_arm
|
|
|
|
#define float128_compare_quiet float128_compare_quiet_arm
|
|
|
|
#define floatx80_scalbn floatx80_scalbn_arm
|
|
|
|
#define float128_scalbn float128_scalbn_arm
|
|
|
|
#define softfloat_init softfloat_init_arm
|
|
|
|
#define tcg_optimize tcg_optimize_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define gen_new_label gen_new_label_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define tcg_can_emit_vec_op tcg_can_emit_vec_op_arm
|
|
|
|
#define tcg_expand_vec_op tcg_expand_vec_op_arm
|
|
|
|
#define tcg_register_jit tcg_register_jit_arm
|
|
|
|
#define tcg_tb_insert tcg_tb_insert_arm
|
|
|
|
#define tcg_tb_remove tcg_tb_remove_arm
|
|
|
|
#define tcg_tb_lookup tcg_tb_lookup_arm
|
|
|
|
#define tcg_tb_foreach tcg_tb_foreach_arm
|
|
|
|
#define tcg_nb_tbs tcg_nb_tbs_arm
|
|
|
|
#define tcg_region_reset_all tcg_region_reset_all_arm
|
|
|
|
#define tcg_region_init tcg_region_init_arm
|
|
|
|
#define tcg_code_size tcg_code_size_arm
|
|
|
|
#define tcg_code_capacity tcg_code_capacity_arm
|
|
|
|
#define tcg_tb_phys_invalidate_count tcg_tb_phys_invalidate_count_arm
|
|
|
|
#define tcg_malloc_internal tcg_malloc_internal_arm
|
|
|
|
#define tcg_pool_reset tcg_pool_reset_arm
|
|
|
|
#define tcg_context_init tcg_context_init_arm
|
|
|
|
#define tcg_tb_alloc tcg_tb_alloc_arm
|
|
|
|
#define tcg_prologue_init tcg_prologue_init_arm
|
|
|
|
#define tcg_func_start tcg_func_start_arm
|
|
|
|
#define tcg_set_frame tcg_set_frame_arm
|
|
|
|
#define tcg_global_mem_new_internal tcg_global_mem_new_internal_arm
|
|
|
|
#define tcg_temp_new_internal tcg_temp_new_internal_arm
|
|
|
|
#define tcg_temp_new_vec tcg_temp_new_vec_arm
|
|
|
|
#define tcg_temp_new_vec_matching tcg_temp_new_vec_matching_arm
|
|
|
|
#define tcg_temp_free_internal tcg_temp_free_internal_arm
|
|
|
|
#define tcg_const_i32 tcg_const_i32_arm
|
|
|
|
#define tcg_const_i64 tcg_const_i64_arm
|
|
|
|
#define tcg_const_local_i32 tcg_const_local_i32_arm
|
|
|
|
#define tcg_const_local_i64 tcg_const_local_i64_arm
|
|
|
|
#define tcg_op_supported tcg_op_supported_arm
|
|
|
|
#define tcg_gen_callN tcg_gen_callN_arm
|
|
|
|
#define tcg_op_remove tcg_op_remove_arm
|
|
|
|
#define tcg_emit_op tcg_emit_op_arm
|
|
|
|
#define tcg_op_insert_before tcg_op_insert_before_arm
|
|
|
|
#define tcg_op_insert_after tcg_op_insert_after_arm
|
|
|
|
#define tcg_cpu_exec_time tcg_cpu_exec_time_arm
|
|
|
|
#define tcg_gen_code tcg_gen_code_arm
|
|
|
|
#define tcg_gen_op1 tcg_gen_op1_arm
|
|
|
|
#define tcg_gen_op2 tcg_gen_op2_arm
|
|
|
|
#define tcg_gen_op3 tcg_gen_op3_arm
|
|
|
|
#define tcg_gen_op4 tcg_gen_op4_arm
|
|
|
|
#define tcg_gen_op5 tcg_gen_op5_arm
|
|
|
|
#define tcg_gen_op6 tcg_gen_op6_arm
|
|
|
|
#define tcg_gen_mb tcg_gen_mb_arm
|
|
|
|
#define tcg_gen_addi_i32 tcg_gen_addi_i32_arm
|
|
|
|
#define tcg_gen_subfi_i32 tcg_gen_subfi_i32_arm
|
|
|
|
#define tcg_gen_subi_i32 tcg_gen_subi_i32_arm
|
|
|
|
#define tcg_gen_andi_i32 tcg_gen_andi_i32_arm
|
|
|
|
#define tcg_gen_ori_i32 tcg_gen_ori_i32_arm
|
|
|
|
#define tcg_gen_xori_i32 tcg_gen_xori_i32_arm
|
|
|
|
#define tcg_gen_shli_i32 tcg_gen_shli_i32_arm
|
|
|
|
#define tcg_gen_shri_i32 tcg_gen_shri_i32_arm
|
|
|
|
#define tcg_gen_sari_i32 tcg_gen_sari_i32_arm
|
|
|
|
#define tcg_gen_brcond_i32 tcg_gen_brcond_i32_arm
|
|
|
|
#define tcg_gen_brcondi_i32 tcg_gen_brcondi_i32_arm
|
|
|
|
#define tcg_gen_setcond_i32 tcg_gen_setcond_i32_arm
|
|
|
|
#define tcg_gen_setcondi_i32 tcg_gen_setcondi_i32_arm
|
|
|
|
#define tcg_gen_muli_i32 tcg_gen_muli_i32_arm
|
|
|
|
#define tcg_gen_div_i32 tcg_gen_div_i32_arm
|
|
|
|
#define tcg_gen_rem_i32 tcg_gen_rem_i32_arm
|
|
|
|
#define tcg_gen_divu_i32 tcg_gen_divu_i32_arm
|
|
|
|
#define tcg_gen_remu_i32 tcg_gen_remu_i32_arm
|
|
|
|
#define tcg_gen_andc_i32 tcg_gen_andc_i32_arm
|
|
|
|
#define tcg_gen_eqv_i32 tcg_gen_eqv_i32_arm
|
|
|
|
#define tcg_gen_nand_i32 tcg_gen_nand_i32_arm
|
|
|
|
#define tcg_gen_nor_i32 tcg_gen_nor_i32_arm
|
|
|
|
#define tcg_gen_orc_i32 tcg_gen_orc_i32_arm
|
|
|
|
#define tcg_gen_clz_i32 tcg_gen_clz_i32_arm
|
|
|
|
#define tcg_gen_clzi_i32 tcg_gen_clzi_i32_arm
|
|
|
|
#define tcg_gen_ctz_i32 tcg_gen_ctz_i32_arm
|
|
|
|
#define tcg_gen_ctzi_i32 tcg_gen_ctzi_i32_arm
|
|
|
|
#define tcg_gen_clrsb_i32 tcg_gen_clrsb_i32_arm
|
|
|
|
#define tcg_gen_ctpop_i32 tcg_gen_ctpop_i32_arm
|
|
|
|
#define tcg_gen_rotl_i32 tcg_gen_rotl_i32_arm
|
|
|
|
#define tcg_gen_rotli_i32 tcg_gen_rotli_i32_arm
|
|
|
|
#define tcg_gen_rotr_i32 tcg_gen_rotr_i32_arm
|
|
|
|
#define tcg_gen_rotri_i32 tcg_gen_rotri_i32_arm
|
|
|
|
#define tcg_gen_deposit_i32 tcg_gen_deposit_i32_arm
|
|
|
|
#define tcg_gen_deposit_z_i32 tcg_gen_deposit_z_i32_arm
|
|
|
|
#define tcg_gen_extract_i32 tcg_gen_extract_i32_arm
|
|
|
|
#define tcg_gen_sextract_i32 tcg_gen_sextract_i32_arm
|
|
|
|
#define tcg_gen_extract2_i32 tcg_gen_extract2_i32_arm
|
|
|
|
#define tcg_gen_movcond_i32 tcg_gen_movcond_i32_arm
|
|
|
|
#define tcg_gen_add2_i32 tcg_gen_add2_i32_arm
|
|
|
|
#define tcg_gen_sub2_i32 tcg_gen_sub2_i32_arm
|
|
|
|
#define tcg_gen_mulu2_i32 tcg_gen_mulu2_i32_arm
|
|
|
|
#define tcg_gen_muls2_i32 tcg_gen_muls2_i32_arm
|
|
|
|
#define tcg_gen_mulsu2_i32 tcg_gen_mulsu2_i32_arm
|
|
|
|
#define tcg_gen_ext8s_i32 tcg_gen_ext8s_i32_arm
|
|
|
|
#define tcg_gen_ext16s_i32 tcg_gen_ext16s_i32_arm
|
|
|
|
#define tcg_gen_ext8u_i32 tcg_gen_ext8u_i32_arm
|
|
|
|
#define tcg_gen_ext16u_i32 tcg_gen_ext16u_i32_arm
|
|
|
|
#define tcg_gen_bswap16_i32 tcg_gen_bswap16_i32_arm
|
|
|
|
#define tcg_gen_bswap32_i32 tcg_gen_bswap32_i32_arm
|
|
|
|
#define tcg_gen_smin_i32 tcg_gen_smin_i32_arm
|
|
|
|
#define tcg_gen_umin_i32 tcg_gen_umin_i32_arm
|
|
|
|
#define tcg_gen_smax_i32 tcg_gen_smax_i32_arm
|
|
|
|
#define tcg_gen_umax_i32 tcg_gen_umax_i32_arm
|
|
|
|
#define tcg_gen_abs_i32 tcg_gen_abs_i32_arm
|
|
|
|
#define tcg_gen_addi_i64 tcg_gen_addi_i64_arm
|
|
|
|
#define tcg_gen_subfi_i64 tcg_gen_subfi_i64_arm
|
|
|
|
#define tcg_gen_subi_i64 tcg_gen_subi_i64_arm
|
|
|
|
#define tcg_gen_andi_i64 tcg_gen_andi_i64_arm
|
|
|
|
#define tcg_gen_ori_i64 tcg_gen_ori_i64_arm
|
|
|
|
#define tcg_gen_xori_i64 tcg_gen_xori_i64_arm
|
|
|
|
#define tcg_gen_shli_i64 tcg_gen_shli_i64_arm
|
|
|
|
#define tcg_gen_shri_i64 tcg_gen_shri_i64_arm
|
|
|
|
#define tcg_gen_sari_i64 tcg_gen_sari_i64_arm
|
|
|
|
#define tcg_gen_brcond_i64 tcg_gen_brcond_i64_arm
|
|
|
|
#define tcg_gen_brcondi_i64 tcg_gen_brcondi_i64_arm
|
|
|
|
#define tcg_gen_setcond_i64 tcg_gen_setcond_i64_arm
|
|
|
|
#define tcg_gen_setcondi_i64 tcg_gen_setcondi_i64_arm
|
|
|
|
#define tcg_gen_muli_i64 tcg_gen_muli_i64_arm
|
|
|
|
#define tcg_gen_div_i64 tcg_gen_div_i64_arm
|
|
|
|
#define tcg_gen_rem_i64 tcg_gen_rem_i64_arm
|
|
|
|
#define tcg_gen_divu_i64 tcg_gen_divu_i64_arm
|
|
|
|
#define tcg_gen_remu_i64 tcg_gen_remu_i64_arm
|
|
|
|
#define tcg_gen_ext8s_i64 tcg_gen_ext8s_i64_arm
|
|
|
|
#define tcg_gen_ext16s_i64 tcg_gen_ext16s_i64_arm
|
|
|
|
#define tcg_gen_ext32s_i64 tcg_gen_ext32s_i64_arm
|
|
|
|
#define tcg_gen_ext8u_i64 tcg_gen_ext8u_i64_arm
|
|
|
|
#define tcg_gen_ext16u_i64 tcg_gen_ext16u_i64_arm
|
|
|
|
#define tcg_gen_ext32u_i64 tcg_gen_ext32u_i64_arm
|
|
|
|
#define tcg_gen_bswap16_i64 tcg_gen_bswap16_i64_arm
|
|
|
|
#define tcg_gen_bswap32_i64 tcg_gen_bswap32_i64_arm
|
|
|
|
#define tcg_gen_bswap64_i64 tcg_gen_bswap64_i64_arm
|
|
|
|
#define tcg_gen_not_i64 tcg_gen_not_i64_arm
|
|
|
|
#define tcg_gen_andc_i64 tcg_gen_andc_i64_arm
|
|
|
|
#define tcg_gen_eqv_i64 tcg_gen_eqv_i64_arm
|
|
|
|
#define tcg_gen_nand_i64 tcg_gen_nand_i64_arm
|
|
|
|
#define tcg_gen_nor_i64 tcg_gen_nor_i64_arm
|
|
|
|
#define tcg_gen_orc_i64 tcg_gen_orc_i64_arm
|
|
|
|
#define tcg_gen_clz_i64 tcg_gen_clz_i64_arm
|
|
|
|
#define tcg_gen_clzi_i64 tcg_gen_clzi_i64_arm
|
|
|
|
#define tcg_gen_ctz_i64 tcg_gen_ctz_i64_arm
|
|
|
|
#define tcg_gen_ctzi_i64 tcg_gen_ctzi_i64_arm
|
|
|
|
#define tcg_gen_clrsb_i64 tcg_gen_clrsb_i64_arm
|
|
|
|
#define tcg_gen_ctpop_i64 tcg_gen_ctpop_i64_arm
|
|
|
|
#define tcg_gen_rotl_i64 tcg_gen_rotl_i64_arm
|
|
|
|
#define tcg_gen_rotli_i64 tcg_gen_rotli_i64_arm
|
|
|
|
#define tcg_gen_rotr_i64 tcg_gen_rotr_i64_arm
|
|
|
|
#define tcg_gen_rotri_i64 tcg_gen_rotri_i64_arm
|
|
|
|
#define tcg_gen_deposit_i64 tcg_gen_deposit_i64_arm
|
|
|
|
#define tcg_gen_deposit_z_i64 tcg_gen_deposit_z_i64_arm
|
|
|
|
#define tcg_gen_extract_i64 tcg_gen_extract_i64_arm
|
|
|
|
#define tcg_gen_sextract_i64 tcg_gen_sextract_i64_arm
|
|
|
|
#define tcg_gen_extract2_i64 tcg_gen_extract2_i64_arm
|
|
|
|
#define tcg_gen_movcond_i64 tcg_gen_movcond_i64_arm
|
|
|
|
#define tcg_gen_add2_i64 tcg_gen_add2_i64_arm
|
|
|
|
#define tcg_gen_sub2_i64 tcg_gen_sub2_i64_arm
|
|
|
|
#define tcg_gen_mulu2_i64 tcg_gen_mulu2_i64_arm
|
|
|
|
#define tcg_gen_muls2_i64 tcg_gen_muls2_i64_arm
|
|
|
|
#define tcg_gen_mulsu2_i64 tcg_gen_mulsu2_i64_arm
|
|
|
|
#define tcg_gen_smin_i64 tcg_gen_smin_i64_arm
|
|
|
|
#define tcg_gen_umin_i64 tcg_gen_umin_i64_arm
|
|
|
|
#define tcg_gen_smax_i64 tcg_gen_smax_i64_arm
|
|
|
|
#define tcg_gen_umax_i64 tcg_gen_umax_i64_arm
|
|
|
|
#define tcg_gen_abs_i64 tcg_gen_abs_i64_arm
|
|
|
|
#define tcg_gen_extrl_i64_i32 tcg_gen_extrl_i64_i32_arm
|
|
|
|
#define tcg_gen_extrh_i64_i32 tcg_gen_extrh_i64_i32_arm
|
|
|
|
#define tcg_gen_extu_i32_i64 tcg_gen_extu_i32_i64_arm
|
|
|
|
#define tcg_gen_ext_i32_i64 tcg_gen_ext_i32_i64_arm
|
|
|
|
#define tcg_gen_concat_i32_i64 tcg_gen_concat_i32_i64_arm
|
|
|
|
#define tcg_gen_extr_i64_i32 tcg_gen_extr_i64_i32_arm
|
|
|
|
#define tcg_gen_extr32_i64 tcg_gen_extr32_i64_arm
|
|
|
|
#define tcg_gen_exit_tb tcg_gen_exit_tb_arm
|
|
|
|
#define tcg_gen_goto_tb tcg_gen_goto_tb_arm
|
|
|
|
#define tcg_gen_lookup_and_goto_ptr tcg_gen_lookup_and_goto_ptr_arm
|
|
|
|
#define check_exit_request check_exit_request_arm
|
|
|
|
#define tcg_gen_qemu_ld_i32 tcg_gen_qemu_ld_i32_arm
|
|
|
|
#define tcg_gen_qemu_st_i32 tcg_gen_qemu_st_i32_arm
|
|
|
|
#define tcg_gen_qemu_ld_i64 tcg_gen_qemu_ld_i64_arm
|
|
|
|
#define tcg_gen_qemu_st_i64 tcg_gen_qemu_st_i64_arm
|
|
|
|
#define tcg_gen_atomic_cmpxchg_i32 tcg_gen_atomic_cmpxchg_i32_arm
|
|
|
|
#define tcg_gen_atomic_cmpxchg_i64 tcg_gen_atomic_cmpxchg_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_add_i32 tcg_gen_atomic_fetch_add_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_add_i64 tcg_gen_atomic_fetch_add_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_and_i32 tcg_gen_atomic_fetch_and_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_and_i64 tcg_gen_atomic_fetch_and_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_or_i32 tcg_gen_atomic_fetch_or_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_or_i64 tcg_gen_atomic_fetch_or_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_xor_i32 tcg_gen_atomic_fetch_xor_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_xor_i64 tcg_gen_atomic_fetch_xor_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_smin_i32 tcg_gen_atomic_fetch_smin_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_smin_i64 tcg_gen_atomic_fetch_smin_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_umin_i32 tcg_gen_atomic_fetch_umin_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_umin_i64 tcg_gen_atomic_fetch_umin_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_smax_i32 tcg_gen_atomic_fetch_smax_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_smax_i64 tcg_gen_atomic_fetch_smax_i64_arm
|
|
|
|
#define tcg_gen_atomic_fetch_umax_i32 tcg_gen_atomic_fetch_umax_i32_arm
|
|
|
|
#define tcg_gen_atomic_fetch_umax_i64 tcg_gen_atomic_fetch_umax_i64_arm
|
|
|
|
#define tcg_gen_atomic_add_fetch_i32 tcg_gen_atomic_add_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_add_fetch_i64 tcg_gen_atomic_add_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_and_fetch_i32 tcg_gen_atomic_and_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_and_fetch_i64 tcg_gen_atomic_and_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_or_fetch_i32 tcg_gen_atomic_or_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_or_fetch_i64 tcg_gen_atomic_or_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_xor_fetch_i32 tcg_gen_atomic_xor_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_xor_fetch_i64 tcg_gen_atomic_xor_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_smin_fetch_i32 tcg_gen_atomic_smin_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_smin_fetch_i64 tcg_gen_atomic_smin_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_umin_fetch_i32 tcg_gen_atomic_umin_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_umin_fetch_i64 tcg_gen_atomic_umin_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_smax_fetch_i32 tcg_gen_atomic_smax_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_smax_fetch_i64 tcg_gen_atomic_smax_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_umax_fetch_i32 tcg_gen_atomic_umax_fetch_i32_arm
|
|
|
|
#define tcg_gen_atomic_umax_fetch_i64 tcg_gen_atomic_umax_fetch_i64_arm
|
|
|
|
#define tcg_gen_atomic_xchg_i32 tcg_gen_atomic_xchg_i32_arm
|
|
|
|
#define tcg_gen_atomic_xchg_i64 tcg_gen_atomic_xchg_i64_arm
|
|
|
|
#define simd_desc simd_desc_arm
|
|
|
|
#define tcg_gen_gvec_2_ool tcg_gen_gvec_2_ool_arm
|
|
|
|
#define tcg_gen_gvec_2i_ool tcg_gen_gvec_2i_ool_arm
|
|
|
|
#define tcg_gen_gvec_3_ool tcg_gen_gvec_3_ool_arm
|
|
|
|
#define tcg_gen_gvec_4_ool tcg_gen_gvec_4_ool_arm
|
|
|
|
#define tcg_gen_gvec_5_ool tcg_gen_gvec_5_ool_arm
|
|
|
|
#define tcg_gen_gvec_2_ptr tcg_gen_gvec_2_ptr_arm
|
|
|
|
#define tcg_gen_gvec_3_ptr tcg_gen_gvec_3_ptr_arm
|
|
|
|
#define tcg_gen_gvec_4_ptr tcg_gen_gvec_4_ptr_arm
|
|
|
|
#define tcg_gen_gvec_5_ptr tcg_gen_gvec_5_ptr_arm
|
|
|
|
#define tcg_gen_gvec_2 tcg_gen_gvec_2_arm
|
|
|
|
#define tcg_gen_gvec_2i tcg_gen_gvec_2i_arm
|
|
|
|
#define tcg_gen_gvec_2s tcg_gen_gvec_2s_arm
|
|
|
|
#define tcg_gen_gvec_3 tcg_gen_gvec_3_arm
|
|
|
|
#define tcg_gen_gvec_3i tcg_gen_gvec_3i_arm
|
|
|
|
#define tcg_gen_gvec_4 tcg_gen_gvec_4_arm
|
|
|
|
#define tcg_gen_gvec_mov tcg_gen_gvec_mov_arm
|
|
|
|
#define tcg_gen_gvec_dup_i32 tcg_gen_gvec_dup_i32_arm
|
|
|
|
#define tcg_gen_gvec_dup_i64 tcg_gen_gvec_dup_i64_arm
|
|
|
|
#define tcg_gen_gvec_dup_mem tcg_gen_gvec_dup_mem_arm
|
|
|
|
#define tcg_gen_gvec_dup64i tcg_gen_gvec_dup64i_arm
|
|
|
|
#define tcg_gen_gvec_dup32i tcg_gen_gvec_dup32i_arm
|
|
|
|
#define tcg_gen_gvec_dup16i tcg_gen_gvec_dup16i_arm
|
|
|
|
#define tcg_gen_gvec_dup8i tcg_gen_gvec_dup8i_arm
|
|
|
|
#define tcg_gen_gvec_not tcg_gen_gvec_not_arm
|
|
|
|
#define tcg_gen_vec_add8_i64 tcg_gen_vec_add8_i64_arm
|
|
|
|
#define tcg_gen_vec_add16_i64 tcg_gen_vec_add16_i64_arm
|
|
|
|
#define tcg_gen_vec_add32_i64 tcg_gen_vec_add32_i64_arm
|
|
|
|
#define tcg_gen_gvec_add tcg_gen_gvec_add_arm
|
|
|
|
#define tcg_gen_gvec_adds tcg_gen_gvec_adds_arm
|
|
|
|
#define tcg_gen_gvec_addi tcg_gen_gvec_addi_arm
|
|
|
|
#define tcg_gen_gvec_subs tcg_gen_gvec_subs_arm
|
|
|
|
#define tcg_gen_vec_sub8_i64 tcg_gen_vec_sub8_i64_arm
|
|
|
|
#define tcg_gen_vec_sub16_i64 tcg_gen_vec_sub16_i64_arm
|
|
|
|
#define tcg_gen_vec_sub32_i64 tcg_gen_vec_sub32_i64_arm
|
|
|
|
#define tcg_gen_gvec_sub tcg_gen_gvec_sub_arm
|
|
|
|
#define tcg_gen_gvec_mul tcg_gen_gvec_mul_arm
|
|
|
|
#define tcg_gen_gvec_muls tcg_gen_gvec_muls_arm
|
|
|
|
#define tcg_gen_gvec_muli tcg_gen_gvec_muli_arm
|
|
|
|
#define tcg_gen_gvec_ssadd tcg_gen_gvec_ssadd_arm
|
|
|
|
#define tcg_gen_gvec_sssub tcg_gen_gvec_sssub_arm
|
|
|
|
#define tcg_gen_gvec_usadd tcg_gen_gvec_usadd_arm
|
|
|
|
#define tcg_gen_gvec_ussub tcg_gen_gvec_ussub_arm
|
|
|
|
#define tcg_gen_gvec_smin tcg_gen_gvec_smin_arm
|
|
|
|
#define tcg_gen_gvec_umin tcg_gen_gvec_umin_arm
|
|
|
|
#define tcg_gen_gvec_smax tcg_gen_gvec_smax_arm
|
|
|
|
#define tcg_gen_gvec_umax tcg_gen_gvec_umax_arm
|
|
|
|
#define tcg_gen_vec_neg8_i64 tcg_gen_vec_neg8_i64_arm
|
|
|
|
#define tcg_gen_vec_neg16_i64 tcg_gen_vec_neg16_i64_arm
|
|
|
|
#define tcg_gen_vec_neg32_i64 tcg_gen_vec_neg32_i64_arm
|
|
|
|
#define tcg_gen_gvec_neg tcg_gen_gvec_neg_arm
|
|
|
|
#define tcg_gen_gvec_abs tcg_gen_gvec_abs_arm
|
|
|
|
#define tcg_gen_gvec_and tcg_gen_gvec_and_arm
|
|
|
|
#define tcg_gen_gvec_or tcg_gen_gvec_or_arm
|
|
|
|
#define tcg_gen_gvec_xor tcg_gen_gvec_xor_arm
|
|
|
|
#define tcg_gen_gvec_andc tcg_gen_gvec_andc_arm
|
|
|
|
#define tcg_gen_gvec_orc tcg_gen_gvec_orc_arm
|
|
|
|
#define tcg_gen_gvec_nand tcg_gen_gvec_nand_arm
|
|
|
|
#define tcg_gen_gvec_nor tcg_gen_gvec_nor_arm
|
|
|
|
#define tcg_gen_gvec_eqv tcg_gen_gvec_eqv_arm
|
|
|
|
#define tcg_gen_gvec_ands tcg_gen_gvec_ands_arm
|
|
|
|
#define tcg_gen_gvec_andi tcg_gen_gvec_andi_arm
|
|
|
|
#define tcg_gen_gvec_xors tcg_gen_gvec_xors_arm
|
|
|
|
#define tcg_gen_gvec_xori tcg_gen_gvec_xori_arm
|
|
|
|
#define tcg_gen_gvec_ors tcg_gen_gvec_ors_arm
|
|
|
|
#define tcg_gen_gvec_ori tcg_gen_gvec_ori_arm
|
|
|
|
#define tcg_gen_vec_shl8i_i64 tcg_gen_vec_shl8i_i64_arm
|
|
|
|
#define tcg_gen_vec_shl16i_i64 tcg_gen_vec_shl16i_i64_arm
|
|
|
|
#define tcg_gen_gvec_shli tcg_gen_gvec_shli_arm
|
|
|
|
#define tcg_gen_vec_shr8i_i64 tcg_gen_vec_shr8i_i64_arm
|
|
|
|
#define tcg_gen_vec_shr16i_i64 tcg_gen_vec_shr16i_i64_arm
|
|
|
|
#define tcg_gen_gvec_shri tcg_gen_gvec_shri_arm
|
|
|
|
#define tcg_gen_vec_sar8i_i64 tcg_gen_vec_sar8i_i64_arm
|
|
|
|
#define tcg_gen_vec_sar16i_i64 tcg_gen_vec_sar16i_i64_arm
|
|
|
|
#define tcg_gen_gvec_sari tcg_gen_gvec_sari_arm
|
|
|
|
#define tcg_gen_gvec_shls tcg_gen_gvec_shls_arm
|
|
|
|
#define tcg_gen_gvec_shrs tcg_gen_gvec_shrs_arm
|
|
|
|
#define tcg_gen_gvec_sars tcg_gen_gvec_sars_arm
|
|
|
|
#define tcg_gen_gvec_shlv tcg_gen_gvec_shlv_arm
|
|
|
|
#define tcg_gen_gvec_shrv tcg_gen_gvec_shrv_arm
|
|
|
|
#define tcg_gen_gvec_sarv tcg_gen_gvec_sarv_arm
|
|
|
|
#define tcg_gen_gvec_cmp tcg_gen_gvec_cmp_arm
|
|
|
|
#define tcg_gen_gvec_bitsel tcg_gen_gvec_bitsel_arm
|
|
|
|
#define tcg_can_emit_vecop_list tcg_can_emit_vecop_list_arm
|
|
|
|
#define vec_gen_2 vec_gen_2_arm
|
|
|
|
#define vec_gen_3 vec_gen_3_arm
|
|
|
|
#define vec_gen_4 vec_gen_4_arm
|
|
|
|
#define tcg_gen_mov_vec tcg_gen_mov_vec_arm
|
|
|
|
#define tcg_const_zeros_vec tcg_const_zeros_vec_arm
|
|
|
|
#define tcg_const_ones_vec tcg_const_ones_vec_arm
|
|
|
|
#define tcg_const_zeros_vec_matching tcg_const_zeros_vec_matching_arm
|
|
|
|
#define tcg_const_ones_vec_matching tcg_const_ones_vec_matching_arm
|
|
|
|
#define tcg_gen_dup64i_vec tcg_gen_dup64i_vec_arm
|
|
|
|
#define tcg_gen_dup32i_vec tcg_gen_dup32i_vec_arm
|
|
|
|
#define tcg_gen_dup16i_vec tcg_gen_dup16i_vec_arm
|
|
|
|
#define tcg_gen_dup8i_vec tcg_gen_dup8i_vec_arm
|
|
|
|
#define tcg_gen_dupi_vec tcg_gen_dupi_vec_arm
|
|
|
|
#define tcg_gen_dup_i64_vec tcg_gen_dup_i64_vec_arm
|
|
|
|
#define tcg_gen_dup_i32_vec tcg_gen_dup_i32_vec_arm
|
|
|
|
#define tcg_gen_dup_mem_vec tcg_gen_dup_mem_vec_arm
|
|
|
|
#define tcg_gen_ld_vec tcg_gen_ld_vec_arm
|
|
|
|
#define tcg_gen_st_vec tcg_gen_st_vec_arm
|
|
|
|
#define tcg_gen_stl_vec tcg_gen_stl_vec_arm
|
|
|
|
#define tcg_gen_and_vec tcg_gen_and_vec_arm
|
|
|
|
#define tcg_gen_or_vec tcg_gen_or_vec_arm
|
|
|
|
#define tcg_gen_xor_vec tcg_gen_xor_vec_arm
|
|
|
|
#define tcg_gen_andc_vec tcg_gen_andc_vec_arm
|
|
|
|
#define tcg_gen_orc_vec tcg_gen_orc_vec_arm
|
|
|
|
#define tcg_gen_nand_vec tcg_gen_nand_vec_arm
|
|
|
|
#define tcg_gen_nor_vec tcg_gen_nor_vec_arm
|
|
|
|
#define tcg_gen_eqv_vec tcg_gen_eqv_vec_arm
|
|
|
|
#define tcg_gen_not_vec tcg_gen_not_vec_arm
|
|
|
|
#define tcg_gen_neg_vec tcg_gen_neg_vec_arm
|
|
|
|
#define tcg_gen_abs_vec tcg_gen_abs_vec_arm
|
|
|
|
#define tcg_gen_shli_vec tcg_gen_shli_vec_arm
|
|
|
|
#define tcg_gen_shri_vec tcg_gen_shri_vec_arm
|
|
|
|
#define tcg_gen_sari_vec tcg_gen_sari_vec_arm
|
|
|
|
#define tcg_gen_cmp_vec tcg_gen_cmp_vec_arm
|
|
|
|
#define tcg_gen_add_vec tcg_gen_add_vec_arm
|
|
|
|
#define tcg_gen_sub_vec tcg_gen_sub_vec_arm
|
|
|
|
#define tcg_gen_mul_vec tcg_gen_mul_vec_arm
|
|
|
|
#define tcg_gen_ssadd_vec tcg_gen_ssadd_vec_arm
|
|
|
|
#define tcg_gen_usadd_vec tcg_gen_usadd_vec_arm
|
|
|
|
#define tcg_gen_sssub_vec tcg_gen_sssub_vec_arm
|
|
|
|
#define tcg_gen_ussub_vec tcg_gen_ussub_vec_arm
|
|
|
|
#define tcg_gen_smin_vec tcg_gen_smin_vec_arm
|
|
|
|
#define tcg_gen_umin_vec tcg_gen_umin_vec_arm
|
|
|
|
#define tcg_gen_smax_vec tcg_gen_smax_vec_arm
|
|
|
|
#define tcg_gen_umax_vec tcg_gen_umax_vec_arm
|
|
|
|
#define tcg_gen_shlv_vec tcg_gen_shlv_vec_arm
|
|
|
|
#define tcg_gen_shrv_vec tcg_gen_shrv_vec_arm
|
|
|
|
#define tcg_gen_sarv_vec tcg_gen_sarv_vec_arm
|
|
|
|
#define tcg_gen_shls_vec tcg_gen_shls_vec_arm
|
|
|
|
#define tcg_gen_shrs_vec tcg_gen_shrs_vec_arm
|
|
|
|
#define tcg_gen_sars_vec tcg_gen_sars_vec_arm
|
|
|
|
#define tcg_gen_bitsel_vec tcg_gen_bitsel_vec_arm
|
|
|
|
#define tcg_gen_cmpsel_vec tcg_gen_cmpsel_vec_arm
|
|
|
|
#define tb_htable_lookup tb_htable_lookup_arm
|
|
|
|
#define tb_set_jmp_target tb_set_jmp_target_arm
|
|
|
|
#define cpu_exec cpu_exec_arm
|
|
|
|
#define cpu_loop_exit_noexc cpu_loop_exit_noexc_arm
|
|
|
|
#define cpu_reloading_memory_map cpu_reloading_memory_map_arm
|
|
|
|
#define cpu_loop_exit cpu_loop_exit_arm
|
|
|
|
#define cpu_loop_exit_restore cpu_loop_exit_restore_arm
|
|
|
|
#define cpu_loop_exit_atomic cpu_loop_exit_atomic_arm
|
|
|
|
#define tlb_init tlb_init_arm
|
|
|
|
#define tlb_flush_by_mmuidx tlb_flush_by_mmuidx_arm
|
|
|
|
#define tlb_flush tlb_flush_arm
|
|
|
|
#define tlb_flush_by_mmuidx_all_cpus tlb_flush_by_mmuidx_all_cpus_arm
|
|
|
|
#define tlb_flush_all_cpus tlb_flush_all_cpus_arm
|
|
|
|
#define tlb_flush_by_mmuidx_all_cpus_synced tlb_flush_by_mmuidx_all_cpus_synced_arm
|
|
|
|
#define tlb_flush_all_cpus_synced tlb_flush_all_cpus_synced_arm
|
|
|
|
#define tlb_flush_page_by_mmuidx tlb_flush_page_by_mmuidx_arm
|
|
|
|
#define tlb_flush_page tlb_flush_page_arm
|
|
|
|
#define tlb_flush_page_by_mmuidx_all_cpus tlb_flush_page_by_mmuidx_all_cpus_arm
|
|
|
|
#define tlb_flush_page_all_cpus tlb_flush_page_all_cpus_arm
|
|
|
|
#define tlb_flush_page_by_mmuidx_all_cpus_synced tlb_flush_page_by_mmuidx_all_cpus_synced_arm
|
|
|
|
#define tlb_flush_page_all_cpus_synced tlb_flush_page_all_cpus_synced_arm
|
|
|
|
#define tlb_protect_code tlb_protect_code_arm
|
|
|
|
#define tlb_unprotect_code tlb_unprotect_code_arm
|
|
|
|
#define tlb_reset_dirty tlb_reset_dirty_arm
|
|
|
|
#define tlb_set_dirty tlb_set_dirty_arm
|
|
|
|
#define tlb_set_page_with_attrs tlb_set_page_with_attrs_arm
|
|
|
|
#define tlb_set_page tlb_set_page_arm
|
|
|
|
#define get_page_addr_code_hostp get_page_addr_code_hostp_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define get_page_addr_code get_page_addr_code_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define probe_access probe_access_arm
|
|
|
|
#define tlb_vaddr_to_host tlb_vaddr_to_host_arm
|
|
|
|
#define helper_ret_ldub_mmu helper_ret_ldub_mmu_arm
|
|
|
|
#define helper_le_lduw_mmu helper_le_lduw_mmu_arm
|
|
|
|
#define helper_be_lduw_mmu helper_be_lduw_mmu_arm
|
|
|
|
#define helper_le_ldul_mmu helper_le_ldul_mmu_arm
|
|
|
|
#define helper_be_ldul_mmu helper_be_ldul_mmu_arm
|
|
|
|
#define helper_le_ldq_mmu helper_le_ldq_mmu_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_be_ldq_mmu helper_be_ldq_mmu_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_ret_ldsb_mmu helper_ret_ldsb_mmu_arm
|
|
|
|
#define helper_le_ldsw_mmu helper_le_ldsw_mmu_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_be_ldsw_mmu helper_be_ldsw_mmu_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_le_ldsl_mmu helper_le_ldsl_mmu_arm
|
|
|
|
#define helper_be_ldsl_mmu helper_be_ldsl_mmu_arm
|
|
|
|
#define cpu_ldub_mmuidx_ra cpu_ldub_mmuidx_ra_arm
|
|
|
|
#define cpu_ldsb_mmuidx_ra cpu_ldsb_mmuidx_ra_arm
|
|
|
|
#define cpu_lduw_mmuidx_ra cpu_lduw_mmuidx_ra_arm
|
|
|
|
#define cpu_ldsw_mmuidx_ra cpu_ldsw_mmuidx_ra_arm
|
|
|
|
#define cpu_ldl_mmuidx_ra cpu_ldl_mmuidx_ra_arm
|
|
|
|
#define cpu_ldq_mmuidx_ra cpu_ldq_mmuidx_ra_arm
|
|
|
|
#define cpu_ldub_data_ra cpu_ldub_data_ra_arm
|
|
|
|
#define cpu_ldsb_data_ra cpu_ldsb_data_ra_arm
|
|
|
|
#define cpu_lduw_data_ra cpu_lduw_data_ra_arm
|
|
|
|
#define cpu_ldsw_data_ra cpu_ldsw_data_ra_arm
|
|
|
|
#define cpu_ldl_data_ra cpu_ldl_data_ra_arm
|
|
|
|
#define cpu_ldq_data_ra cpu_ldq_data_ra_arm
|
|
|
|
#define cpu_ldub_data cpu_ldub_data_arm
|
|
|
|
#define cpu_ldsb_data cpu_ldsb_data_arm
|
|
|
|
#define cpu_lduw_data cpu_lduw_data_arm
|
|
|
|
#define cpu_ldsw_data cpu_ldsw_data_arm
|
|
|
|
#define cpu_ldl_data cpu_ldl_data_arm
|
|
|
|
#define cpu_ldq_data cpu_ldq_data_arm
|
|
|
|
#define helper_ret_stb_mmu helper_ret_stb_mmu_arm
|
|
|
|
#define helper_le_stw_mmu helper_le_stw_mmu_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_be_stw_mmu helper_be_stw_mmu_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_le_stl_mmu helper_le_stl_mmu_arm
|
|
|
|
#define helper_be_stl_mmu helper_be_stl_mmu_arm
|
|
|
|
#define helper_le_stq_mmu helper_le_stq_mmu_arm
|
|
|
|
#define helper_be_stq_mmu helper_be_stq_mmu_arm
|
|
|
|
#define cpu_stb_mmuidx_ra cpu_stb_mmuidx_ra_arm
|
|
|
|
#define cpu_stw_mmuidx_ra cpu_stw_mmuidx_ra_arm
|
|
|
|
#define cpu_stl_mmuidx_ra cpu_stl_mmuidx_ra_arm
|
|
|
|
#define cpu_stq_mmuidx_ra cpu_stq_mmuidx_ra_arm
|
|
|
|
#define cpu_stb_data_ra cpu_stb_data_ra_arm
|
|
|
|
#define cpu_stw_data_ra cpu_stw_data_ra_arm
|
|
|
|
#define cpu_stl_data_ra cpu_stl_data_ra_arm
|
|
|
|
#define cpu_stq_data_ra cpu_stq_data_ra_arm
|
|
|
|
#define cpu_stb_data cpu_stb_data_arm
|
|
|
|
#define cpu_stw_data cpu_stw_data_arm
|
|
|
|
#define cpu_stl_data cpu_stl_data_arm
|
|
|
|
#define cpu_stq_data cpu_stq_data_arm
|
|
|
|
#define helper_atomic_cmpxchgb_mmu helper_atomic_cmpxchgb_mmu_arm
|
|
|
|
#define helper_atomic_xchgb_mmu helper_atomic_xchgb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_addb_mmu helper_atomic_fetch_addb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_andb_mmu helper_atomic_fetch_andb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_orb_mmu helper_atomic_fetch_orb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_xorb_mmu helper_atomic_fetch_xorb_mmu_arm
|
|
|
|
#define helper_atomic_add_fetchb_mmu helper_atomic_add_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_and_fetchb_mmu helper_atomic_and_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_or_fetchb_mmu helper_atomic_or_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_xor_fetchb_mmu helper_atomic_xor_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_sminb_mmu helper_atomic_fetch_sminb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_uminb_mmu helper_atomic_fetch_uminb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_smaxb_mmu helper_atomic_fetch_smaxb_mmu_arm
|
|
|
|
#define helper_atomic_fetch_umaxb_mmu helper_atomic_fetch_umaxb_mmu_arm
|
|
|
|
#define helper_atomic_smin_fetchb_mmu helper_atomic_smin_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_umin_fetchb_mmu helper_atomic_umin_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_smax_fetchb_mmu helper_atomic_smax_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_umax_fetchb_mmu helper_atomic_umax_fetchb_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgw_le_mmu helper_atomic_cmpxchgw_le_mmu_arm
|
|
|
|
#define helper_atomic_xchgw_le_mmu helper_atomic_xchgw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_addw_le_mmu helper_atomic_fetch_addw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_andw_le_mmu helper_atomic_fetch_andw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_orw_le_mmu helper_atomic_fetch_orw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_xorw_le_mmu helper_atomic_fetch_xorw_le_mmu_arm
|
|
|
|
#define helper_atomic_add_fetchw_le_mmu helper_atomic_add_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_and_fetchw_le_mmu helper_atomic_and_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_or_fetchw_le_mmu helper_atomic_or_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_xor_fetchw_le_mmu helper_atomic_xor_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_sminw_le_mmu helper_atomic_fetch_sminw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_uminw_le_mmu helper_atomic_fetch_uminw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_smaxw_le_mmu helper_atomic_fetch_smaxw_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_umaxw_le_mmu helper_atomic_fetch_umaxw_le_mmu_arm
|
|
|
|
#define helper_atomic_smin_fetchw_le_mmu helper_atomic_smin_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_umin_fetchw_le_mmu helper_atomic_umin_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_smax_fetchw_le_mmu helper_atomic_smax_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_umax_fetchw_le_mmu helper_atomic_umax_fetchw_le_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgw_be_mmu helper_atomic_cmpxchgw_be_mmu_arm
|
|
|
|
#define helper_atomic_xchgw_be_mmu helper_atomic_xchgw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_andw_be_mmu helper_atomic_fetch_andw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_orw_be_mmu helper_atomic_fetch_orw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_xorw_be_mmu helper_atomic_fetch_xorw_be_mmu_arm
|
|
|
|
#define helper_atomic_and_fetchw_be_mmu helper_atomic_and_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_or_fetchw_be_mmu helper_atomic_or_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_xor_fetchw_be_mmu helper_atomic_xor_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_sminw_be_mmu helper_atomic_fetch_sminw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_uminw_be_mmu helper_atomic_fetch_uminw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_smaxw_be_mmu helper_atomic_fetch_smaxw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_umaxw_be_mmu helper_atomic_fetch_umaxw_be_mmu_arm
|
|
|
|
#define helper_atomic_smin_fetchw_be_mmu helper_atomic_smin_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_umin_fetchw_be_mmu helper_atomic_umin_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_smax_fetchw_be_mmu helper_atomic_smax_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_umax_fetchw_be_mmu helper_atomic_umax_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_addw_be_mmu helper_atomic_fetch_addw_be_mmu_arm
|
|
|
|
#define helper_atomic_add_fetchw_be_mmu helper_atomic_add_fetchw_be_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgl_le_mmu helper_atomic_cmpxchgl_le_mmu_arm
|
|
|
|
#define helper_atomic_xchgl_le_mmu helper_atomic_xchgl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_addl_le_mmu helper_atomic_fetch_addl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_andl_le_mmu helper_atomic_fetch_andl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_orl_le_mmu helper_atomic_fetch_orl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_xorl_le_mmu helper_atomic_fetch_xorl_le_mmu_arm
|
|
|
|
#define helper_atomic_add_fetchl_le_mmu helper_atomic_add_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_and_fetchl_le_mmu helper_atomic_and_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_or_fetchl_le_mmu helper_atomic_or_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_xor_fetchl_le_mmu helper_atomic_xor_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_sminl_le_mmu helper_atomic_fetch_sminl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_uminl_le_mmu helper_atomic_fetch_uminl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_smaxl_le_mmu helper_atomic_fetch_smaxl_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_umaxl_le_mmu helper_atomic_fetch_umaxl_le_mmu_arm
|
|
|
|
#define helper_atomic_smin_fetchl_le_mmu helper_atomic_smin_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_umin_fetchl_le_mmu helper_atomic_umin_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_smax_fetchl_le_mmu helper_atomic_smax_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_umax_fetchl_le_mmu helper_atomic_umax_fetchl_le_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgl_be_mmu helper_atomic_cmpxchgl_be_mmu_arm
|
|
|
|
#define helper_atomic_xchgl_be_mmu helper_atomic_xchgl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_andl_be_mmu helper_atomic_fetch_andl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_orl_be_mmu helper_atomic_fetch_orl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_xorl_be_mmu helper_atomic_fetch_xorl_be_mmu_arm
|
|
|
|
#define helper_atomic_and_fetchl_be_mmu helper_atomic_and_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_or_fetchl_be_mmu helper_atomic_or_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_xor_fetchl_be_mmu helper_atomic_xor_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_sminl_be_mmu helper_atomic_fetch_sminl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_uminl_be_mmu helper_atomic_fetch_uminl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_smaxl_be_mmu helper_atomic_fetch_smaxl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_umaxl_be_mmu helper_atomic_fetch_umaxl_be_mmu_arm
|
|
|
|
#define helper_atomic_smin_fetchl_be_mmu helper_atomic_smin_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_umin_fetchl_be_mmu helper_atomic_umin_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_smax_fetchl_be_mmu helper_atomic_smax_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_umax_fetchl_be_mmu helper_atomic_umax_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_addl_be_mmu helper_atomic_fetch_addl_be_mmu_arm
|
|
|
|
#define helper_atomic_add_fetchl_be_mmu helper_atomic_add_fetchl_be_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgq_le_mmu helper_atomic_cmpxchgq_le_mmu_arm
|
|
|
|
#define helper_atomic_xchgq_le_mmu helper_atomic_xchgq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_addq_le_mmu helper_atomic_fetch_addq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_andq_le_mmu helper_atomic_fetch_andq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_orq_le_mmu helper_atomic_fetch_orq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_xorq_le_mmu helper_atomic_fetch_xorq_le_mmu_arm
|
|
|
|
#define helper_atomic_add_fetchq_le_mmu helper_atomic_add_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_and_fetchq_le_mmu helper_atomic_and_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_or_fetchq_le_mmu helper_atomic_or_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_xor_fetchq_le_mmu helper_atomic_xor_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_sminq_le_mmu helper_atomic_fetch_sminq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_uminq_le_mmu helper_atomic_fetch_uminq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_smaxq_le_mmu helper_atomic_fetch_smaxq_le_mmu_arm
|
|
|
|
#define helper_atomic_fetch_umaxq_le_mmu helper_atomic_fetch_umaxq_le_mmu_arm
|
|
|
|
#define helper_atomic_smin_fetchq_le_mmu helper_atomic_smin_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_umin_fetchq_le_mmu helper_atomic_umin_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_smax_fetchq_le_mmu helper_atomic_smax_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_umax_fetchq_le_mmu helper_atomic_umax_fetchq_le_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgq_be_mmu helper_atomic_cmpxchgq_be_mmu_arm
|
|
|
|
#define helper_atomic_xchgq_be_mmu helper_atomic_xchgq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_andq_be_mmu helper_atomic_fetch_andq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_orq_be_mmu helper_atomic_fetch_orq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_xorq_be_mmu helper_atomic_fetch_xorq_be_mmu_arm
|
|
|
|
#define helper_atomic_and_fetchq_be_mmu helper_atomic_and_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_or_fetchq_be_mmu helper_atomic_or_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_xor_fetchq_be_mmu helper_atomic_xor_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_sminq_be_mmu helper_atomic_fetch_sminq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_uminq_be_mmu helper_atomic_fetch_uminq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_smaxq_be_mmu helper_atomic_fetch_smaxq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_umaxq_be_mmu helper_atomic_fetch_umaxq_be_mmu_arm
|
|
|
|
#define helper_atomic_smin_fetchq_be_mmu helper_atomic_smin_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_umin_fetchq_be_mmu helper_atomic_umin_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_smax_fetchq_be_mmu helper_atomic_smax_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_umax_fetchq_be_mmu helper_atomic_umax_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_fetch_addq_be_mmu helper_atomic_fetch_addq_be_mmu_arm
|
|
|
|
#define helper_atomic_add_fetchq_be_mmu helper_atomic_add_fetchq_be_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgb helper_atomic_cmpxchgb_arm
|
|
|
|
#define helper_atomic_xchgb helper_atomic_xchgb_arm
|
|
|
|
#define helper_atomic_fetch_addb helper_atomic_fetch_addb_arm
|
|
|
|
#define helper_atomic_fetch_andb helper_atomic_fetch_andb_arm
|
|
|
|
#define helper_atomic_fetch_orb helper_atomic_fetch_orb_arm
|
|
|
|
#define helper_atomic_fetch_xorb helper_atomic_fetch_xorb_arm
|
|
|
|
#define helper_atomic_add_fetchb helper_atomic_add_fetchb_arm
|
|
|
|
#define helper_atomic_and_fetchb helper_atomic_and_fetchb_arm
|
|
|
|
#define helper_atomic_or_fetchb helper_atomic_or_fetchb_arm
|
|
|
|
#define helper_atomic_xor_fetchb helper_atomic_xor_fetchb_arm
|
|
|
|
#define helper_atomic_fetch_sminb helper_atomic_fetch_sminb_arm
|
|
|
|
#define helper_atomic_fetch_uminb helper_atomic_fetch_uminb_arm
|
|
|
|
#define helper_atomic_fetch_smaxb helper_atomic_fetch_smaxb_arm
|
|
|
|
#define helper_atomic_fetch_umaxb helper_atomic_fetch_umaxb_arm
|
|
|
|
#define helper_atomic_smin_fetchb helper_atomic_smin_fetchb_arm
|
|
|
|
#define helper_atomic_umin_fetchb helper_atomic_umin_fetchb_arm
|
|
|
|
#define helper_atomic_smax_fetchb helper_atomic_smax_fetchb_arm
|
|
|
|
#define helper_atomic_umax_fetchb helper_atomic_umax_fetchb_arm
|
|
|
|
#define helper_atomic_cmpxchgw_le helper_atomic_cmpxchgw_le_arm
|
|
|
|
#define helper_atomic_xchgw_le helper_atomic_xchgw_le_arm
|
|
|
|
#define helper_atomic_fetch_addw_le helper_atomic_fetch_addw_le_arm
|
|
|
|
#define helper_atomic_fetch_andw_le helper_atomic_fetch_andw_le_arm
|
|
|
|
#define helper_atomic_fetch_orw_le helper_atomic_fetch_orw_le_arm
|
|
|
|
#define helper_atomic_fetch_xorw_le helper_atomic_fetch_xorw_le_arm
|
|
|
|
#define helper_atomic_add_fetchw_le helper_atomic_add_fetchw_le_arm
|
|
|
|
#define helper_atomic_and_fetchw_le helper_atomic_and_fetchw_le_arm
|
|
|
|
#define helper_atomic_or_fetchw_le helper_atomic_or_fetchw_le_arm
|
|
|
|
#define helper_atomic_xor_fetchw_le helper_atomic_xor_fetchw_le_arm
|
|
|
|
#define helper_atomic_fetch_sminw_le helper_atomic_fetch_sminw_le_arm
|
|
|
|
#define helper_atomic_fetch_uminw_le helper_atomic_fetch_uminw_le_arm
|
|
|
|
#define helper_atomic_fetch_smaxw_le helper_atomic_fetch_smaxw_le_arm
|
|
|
|
#define helper_atomic_fetch_umaxw_le helper_atomic_fetch_umaxw_le_arm
|
|
|
|
#define helper_atomic_smin_fetchw_le helper_atomic_smin_fetchw_le_arm
|
|
|
|
#define helper_atomic_umin_fetchw_le helper_atomic_umin_fetchw_le_arm
|
|
|
|
#define helper_atomic_smax_fetchw_le helper_atomic_smax_fetchw_le_arm
|
|
|
|
#define helper_atomic_umax_fetchw_le helper_atomic_umax_fetchw_le_arm
|
|
|
|
#define helper_atomic_cmpxchgw_be helper_atomic_cmpxchgw_be_arm
|
|
|
|
#define helper_atomic_xchgw_be helper_atomic_xchgw_be_arm
|
|
|
|
#define helper_atomic_fetch_andw_be helper_atomic_fetch_andw_be_arm
|
|
|
|
#define helper_atomic_fetch_orw_be helper_atomic_fetch_orw_be_arm
|
|
|
|
#define helper_atomic_fetch_xorw_be helper_atomic_fetch_xorw_be_arm
|
|
|
|
#define helper_atomic_and_fetchw_be helper_atomic_and_fetchw_be_arm
|
|
|
|
#define helper_atomic_or_fetchw_be helper_atomic_or_fetchw_be_arm
|
|
|
|
#define helper_atomic_xor_fetchw_be helper_atomic_xor_fetchw_be_arm
|
|
|
|
#define helper_atomic_fetch_sminw_be helper_atomic_fetch_sminw_be_arm
|
|
|
|
#define helper_atomic_fetch_uminw_be helper_atomic_fetch_uminw_be_arm
|
|
|
|
#define helper_atomic_fetch_smaxw_be helper_atomic_fetch_smaxw_be_arm
|
|
|
|
#define helper_atomic_fetch_umaxw_be helper_atomic_fetch_umaxw_be_arm
|
|
|
|
#define helper_atomic_smin_fetchw_be helper_atomic_smin_fetchw_be_arm
|
|
|
|
#define helper_atomic_umin_fetchw_be helper_atomic_umin_fetchw_be_arm
|
|
|
|
#define helper_atomic_smax_fetchw_be helper_atomic_smax_fetchw_be_arm
|
|
|
|
#define helper_atomic_umax_fetchw_be helper_atomic_umax_fetchw_be_arm
|
|
|
|
#define helper_atomic_fetch_addw_be helper_atomic_fetch_addw_be_arm
|
|
|
|
#define helper_atomic_add_fetchw_be helper_atomic_add_fetchw_be_arm
|
|
|
|
#define helper_atomic_cmpxchgl_le helper_atomic_cmpxchgl_le_arm
|
|
|
|
#define helper_atomic_xchgl_le helper_atomic_xchgl_le_arm
|
|
|
|
#define helper_atomic_fetch_addl_le helper_atomic_fetch_addl_le_arm
|
|
|
|
#define helper_atomic_fetch_andl_le helper_atomic_fetch_andl_le_arm
|
|
|
|
#define helper_atomic_fetch_orl_le helper_atomic_fetch_orl_le_arm
|
|
|
|
#define helper_atomic_fetch_xorl_le helper_atomic_fetch_xorl_le_arm
|
|
|
|
#define helper_atomic_add_fetchl_le helper_atomic_add_fetchl_le_arm
|
|
|
|
#define helper_atomic_and_fetchl_le helper_atomic_and_fetchl_le_arm
|
|
|
|
#define helper_atomic_or_fetchl_le helper_atomic_or_fetchl_le_arm
|
|
|
|
#define helper_atomic_xor_fetchl_le helper_atomic_xor_fetchl_le_arm
|
|
|
|
#define helper_atomic_fetch_sminl_le helper_atomic_fetch_sminl_le_arm
|
|
|
|
#define helper_atomic_fetch_uminl_le helper_atomic_fetch_uminl_le_arm
|
|
|
|
#define helper_atomic_fetch_smaxl_le helper_atomic_fetch_smaxl_le_arm
|
|
|
|
#define helper_atomic_fetch_umaxl_le helper_atomic_fetch_umaxl_le_arm
|
|
|
|
#define helper_atomic_smin_fetchl_le helper_atomic_smin_fetchl_le_arm
|
|
|
|
#define helper_atomic_umin_fetchl_le helper_atomic_umin_fetchl_le_arm
|
|
|
|
#define helper_atomic_smax_fetchl_le helper_atomic_smax_fetchl_le_arm
|
|
|
|
#define helper_atomic_umax_fetchl_le helper_atomic_umax_fetchl_le_arm
|
|
|
|
#define helper_atomic_cmpxchgl_be helper_atomic_cmpxchgl_be_arm
|
|
|
|
#define helper_atomic_xchgl_be helper_atomic_xchgl_be_arm
|
|
|
|
#define helper_atomic_fetch_andl_be helper_atomic_fetch_andl_be_arm
|
|
|
|
#define helper_atomic_fetch_orl_be helper_atomic_fetch_orl_be_arm
|
|
|
|
#define helper_atomic_fetch_xorl_be helper_atomic_fetch_xorl_be_arm
|
|
|
|
#define helper_atomic_and_fetchl_be helper_atomic_and_fetchl_be_arm
|
|
|
|
#define helper_atomic_or_fetchl_be helper_atomic_or_fetchl_be_arm
|
|
|
|
#define helper_atomic_xor_fetchl_be helper_atomic_xor_fetchl_be_arm
|
|
|
|
#define helper_atomic_fetch_sminl_be helper_atomic_fetch_sminl_be_arm
|
|
|
|
#define helper_atomic_fetch_uminl_be helper_atomic_fetch_uminl_be_arm
|
|
|
|
#define helper_atomic_fetch_smaxl_be helper_atomic_fetch_smaxl_be_arm
|
|
|
|
#define helper_atomic_fetch_umaxl_be helper_atomic_fetch_umaxl_be_arm
|
|
|
|
#define helper_atomic_smin_fetchl_be helper_atomic_smin_fetchl_be_arm
|
|
|
|
#define helper_atomic_umin_fetchl_be helper_atomic_umin_fetchl_be_arm
|
|
|
|
#define helper_atomic_smax_fetchl_be helper_atomic_smax_fetchl_be_arm
|
|
|
|
#define helper_atomic_umax_fetchl_be helper_atomic_umax_fetchl_be_arm
|
|
|
|
#define helper_atomic_fetch_addl_be helper_atomic_fetch_addl_be_arm
|
|
|
|
#define helper_atomic_add_fetchl_be helper_atomic_add_fetchl_be_arm
|
|
|
|
#define helper_atomic_cmpxchgq_le helper_atomic_cmpxchgq_le_arm
|
|
|
|
#define helper_atomic_xchgq_le helper_atomic_xchgq_le_arm
|
|
|
|
#define helper_atomic_fetch_addq_le helper_atomic_fetch_addq_le_arm
|
|
|
|
#define helper_atomic_fetch_andq_le helper_atomic_fetch_andq_le_arm
|
|
|
|
#define helper_atomic_fetch_orq_le helper_atomic_fetch_orq_le_arm
|
|
|
|
#define helper_atomic_fetch_xorq_le helper_atomic_fetch_xorq_le_arm
|
|
|
|
#define helper_atomic_add_fetchq_le helper_atomic_add_fetchq_le_arm
|
|
|
|
#define helper_atomic_and_fetchq_le helper_atomic_and_fetchq_le_arm
|
|
|
|
#define helper_atomic_or_fetchq_le helper_atomic_or_fetchq_le_arm
|
|
|
|
#define helper_atomic_xor_fetchq_le helper_atomic_xor_fetchq_le_arm
|
|
|
|
#define helper_atomic_fetch_sminq_le helper_atomic_fetch_sminq_le_arm
|
|
|
|
#define helper_atomic_fetch_uminq_le helper_atomic_fetch_uminq_le_arm
|
|
|
|
#define helper_atomic_fetch_smaxq_le helper_atomic_fetch_smaxq_le_arm
|
|
|
|
#define helper_atomic_fetch_umaxq_le helper_atomic_fetch_umaxq_le_arm
|
|
|
|
#define helper_atomic_smin_fetchq_le helper_atomic_smin_fetchq_le_arm
|
|
|
|
#define helper_atomic_umin_fetchq_le helper_atomic_umin_fetchq_le_arm
|
|
|
|
#define helper_atomic_smax_fetchq_le helper_atomic_smax_fetchq_le_arm
|
|
|
|
#define helper_atomic_umax_fetchq_le helper_atomic_umax_fetchq_le_arm
|
|
|
|
#define helper_atomic_cmpxchgq_be helper_atomic_cmpxchgq_be_arm
|
|
|
|
#define helper_atomic_xchgq_be helper_atomic_xchgq_be_arm
|
|
|
|
#define helper_atomic_fetch_andq_be helper_atomic_fetch_andq_be_arm
|
|
|
|
#define helper_atomic_fetch_orq_be helper_atomic_fetch_orq_be_arm
|
|
|
|
#define helper_atomic_fetch_xorq_be helper_atomic_fetch_xorq_be_arm
|
|
|
|
#define helper_atomic_and_fetchq_be helper_atomic_and_fetchq_be_arm
|
|
|
|
#define helper_atomic_or_fetchq_be helper_atomic_or_fetchq_be_arm
|
|
|
|
#define helper_atomic_xor_fetchq_be helper_atomic_xor_fetchq_be_arm
|
|
|
|
#define helper_atomic_fetch_sminq_be helper_atomic_fetch_sminq_be_arm
|
|
|
|
#define helper_atomic_fetch_uminq_be helper_atomic_fetch_uminq_be_arm
|
|
|
|
#define helper_atomic_fetch_smaxq_be helper_atomic_fetch_smaxq_be_arm
|
|
|
|
#define helper_atomic_fetch_umaxq_be helper_atomic_fetch_umaxq_be_arm
|
|
|
|
#define helper_atomic_smin_fetchq_be helper_atomic_smin_fetchq_be_arm
|
|
|
|
#define helper_atomic_umin_fetchq_be helper_atomic_umin_fetchq_be_arm
|
|
|
|
#define helper_atomic_smax_fetchq_be helper_atomic_smax_fetchq_be_arm
|
|
|
|
#define helper_atomic_umax_fetchq_be helper_atomic_umax_fetchq_be_arm
|
|
|
|
#define helper_atomic_fetch_addq_be helper_atomic_fetch_addq_be_arm
|
|
|
|
#define helper_atomic_add_fetchq_be helper_atomic_add_fetchq_be_arm
|
|
|
|
#define cpu_ldub_code cpu_ldub_code_arm
|
|
|
|
#define cpu_lduw_code cpu_lduw_code_arm
|
|
|
|
#define cpu_ldl_code cpu_ldl_code_arm
|
|
|
|
#define cpu_ldq_code cpu_ldq_code_arm
|
|
|
|
#define helper_div_i32 helper_div_i32_arm
|
|
|
|
#define helper_rem_i32 helper_rem_i32_arm
|
|
|
|
#define helper_divu_i32 helper_divu_i32_arm
|
|
|
|
#define helper_remu_i32 helper_remu_i32_arm
|
|
|
|
#define helper_shl_i64 helper_shl_i64_arm
|
|
|
|
#define helper_shr_i64 helper_shr_i64_arm
|
|
|
|
#define helper_sar_i64 helper_sar_i64_arm
|
|
|
|
#define helper_div_i64 helper_div_i64_arm
|
|
|
|
#define helper_rem_i64 helper_rem_i64_arm
|
|
|
|
#define helper_divu_i64 helper_divu_i64_arm
|
|
|
|
#define helper_remu_i64 helper_remu_i64_arm
|
|
|
|
#define helper_muluh_i64 helper_muluh_i64_arm
|
|
|
|
#define helper_mulsh_i64 helper_mulsh_i64_arm
|
|
|
|
#define helper_clz_i32 helper_clz_i32_arm
|
|
|
|
#define helper_ctz_i32 helper_ctz_i32_arm
|
|
|
|
#define helper_clz_i64 helper_clz_i64_arm
|
|
|
|
#define helper_ctz_i64 helper_ctz_i64_arm
|
|
|
|
#define helper_clrsb_i32 helper_clrsb_i32_arm
|
|
|
|
#define helper_clrsb_i64 helper_clrsb_i64_arm
|
|
|
|
#define helper_ctpop_i32 helper_ctpop_i32_arm
|
|
|
|
#define helper_ctpop_i64 helper_ctpop_i64_arm
|
|
|
|
#define helper_lookup_tb_ptr helper_lookup_tb_ptr_arm
|
|
|
|
#define helper_exit_atomic helper_exit_atomic_arm
|
|
|
|
#define helper_gvec_add8 helper_gvec_add8_arm
|
|
|
|
#define helper_gvec_add16 helper_gvec_add16_arm
|
|
|
|
#define helper_gvec_add32 helper_gvec_add32_arm
|
|
|
|
#define helper_gvec_add64 helper_gvec_add64_arm
|
|
|
|
#define helper_gvec_adds8 helper_gvec_adds8_arm
|
|
|
|
#define helper_gvec_adds16 helper_gvec_adds16_arm
|
|
|
|
#define helper_gvec_adds32 helper_gvec_adds32_arm
|
|
|
|
#define helper_gvec_adds64 helper_gvec_adds64_arm
|
|
|
|
#define helper_gvec_sub8 helper_gvec_sub8_arm
|
|
|
|
#define helper_gvec_sub16 helper_gvec_sub16_arm
|
|
|
|
#define helper_gvec_sub32 helper_gvec_sub32_arm
|
|
|
|
#define helper_gvec_sub64 helper_gvec_sub64_arm
|
|
|
|
#define helper_gvec_subs8 helper_gvec_subs8_arm
|
|
|
|
#define helper_gvec_subs16 helper_gvec_subs16_arm
|
|
|
|
#define helper_gvec_subs32 helper_gvec_subs32_arm
|
|
|
|
#define helper_gvec_subs64 helper_gvec_subs64_arm
|
|
|
|
#define helper_gvec_mul8 helper_gvec_mul8_arm
|
|
|
|
#define helper_gvec_mul16 helper_gvec_mul16_arm
|
|
|
|
#define helper_gvec_mul32 helper_gvec_mul32_arm
|
|
|
|
#define helper_gvec_mul64 helper_gvec_mul64_arm
|
|
|
|
#define helper_gvec_muls8 helper_gvec_muls8_arm
|
|
|
|
#define helper_gvec_muls16 helper_gvec_muls16_arm
|
|
|
|
#define helper_gvec_muls32 helper_gvec_muls32_arm
|
|
|
|
#define helper_gvec_muls64 helper_gvec_muls64_arm
|
|
|
|
#define helper_gvec_neg8 helper_gvec_neg8_arm
|
|
|
|
#define helper_gvec_neg16 helper_gvec_neg16_arm
|
|
|
|
#define helper_gvec_neg32 helper_gvec_neg32_arm
|
|
|
|
#define helper_gvec_neg64 helper_gvec_neg64_arm
|
|
|
|
#define helper_gvec_abs8 helper_gvec_abs8_arm
|
|
|
|
#define helper_gvec_abs16 helper_gvec_abs16_arm
|
|
|
|
#define helper_gvec_abs32 helper_gvec_abs32_arm
|
|
|
|
#define helper_gvec_abs64 helper_gvec_abs64_arm
|
|
|
|
#define helper_gvec_mov helper_gvec_mov_arm
|
|
|
|
#define helper_gvec_dup64 helper_gvec_dup64_arm
|
|
|
|
#define helper_gvec_dup32 helper_gvec_dup32_arm
|
|
|
|
#define helper_gvec_dup16 helper_gvec_dup16_arm
|
|
|
|
#define helper_gvec_dup8 helper_gvec_dup8_arm
|
|
|
|
#define helper_gvec_not helper_gvec_not_arm
|
|
|
|
#define helper_gvec_and helper_gvec_and_arm
|
|
|
|
#define helper_gvec_or helper_gvec_or_arm
|
|
|
|
#define helper_gvec_xor helper_gvec_xor_arm
|
|
|
|
#define helper_gvec_andc helper_gvec_andc_arm
|
|
|
|
#define helper_gvec_orc helper_gvec_orc_arm
|
|
|
|
#define helper_gvec_nand helper_gvec_nand_arm
|
|
|
|
#define helper_gvec_nor helper_gvec_nor_arm
|
|
|
|
#define helper_gvec_eqv helper_gvec_eqv_arm
|
|
|
|
#define helper_gvec_ands helper_gvec_ands_arm
|
|
|
|
#define helper_gvec_xors helper_gvec_xors_arm
|
|
|
|
#define helper_gvec_ors helper_gvec_ors_arm
|
|
|
|
#define helper_gvec_shl8i helper_gvec_shl8i_arm
|
|
|
|
#define helper_gvec_shl16i helper_gvec_shl16i_arm
|
|
|
|
#define helper_gvec_shl32i helper_gvec_shl32i_arm
|
|
|
|
#define helper_gvec_shl64i helper_gvec_shl64i_arm
|
|
|
|
#define helper_gvec_shr8i helper_gvec_shr8i_arm
|
|
|
|
#define helper_gvec_shr16i helper_gvec_shr16i_arm
|
|
|
|
#define helper_gvec_shr32i helper_gvec_shr32i_arm
|
|
|
|
#define helper_gvec_shr64i helper_gvec_shr64i_arm
|
|
|
|
#define helper_gvec_sar8i helper_gvec_sar8i_arm
|
|
|
|
#define helper_gvec_sar16i helper_gvec_sar16i_arm
|
|
|
|
#define helper_gvec_sar32i helper_gvec_sar32i_arm
|
|
|
|
#define helper_gvec_sar64i helper_gvec_sar64i_arm
|
|
|
|
#define helper_gvec_shl8v helper_gvec_shl8v_arm
|
|
|
|
#define helper_gvec_shl16v helper_gvec_shl16v_arm
|
|
|
|
#define helper_gvec_shl32v helper_gvec_shl32v_arm
|
|
|
|
#define helper_gvec_shl64v helper_gvec_shl64v_arm
|
|
|
|
#define helper_gvec_shr8v helper_gvec_shr8v_arm
|
|
|
|
#define helper_gvec_shr16v helper_gvec_shr16v_arm
|
|
|
|
#define helper_gvec_shr32v helper_gvec_shr32v_arm
|
|
|
|
#define helper_gvec_shr64v helper_gvec_shr64v_arm
|
|
|
|
#define helper_gvec_sar8v helper_gvec_sar8v_arm
|
|
|
|
#define helper_gvec_sar16v helper_gvec_sar16v_arm
|
|
|
|
#define helper_gvec_sar32v helper_gvec_sar32v_arm
|
|
|
|
#define helper_gvec_sar64v helper_gvec_sar64v_arm
|
|
|
|
#define helper_gvec_eq8 helper_gvec_eq8_arm
|
|
|
|
#define helper_gvec_ne8 helper_gvec_ne8_arm
|
|
|
|
#define helper_gvec_lt8 helper_gvec_lt8_arm
|
|
|
|
#define helper_gvec_le8 helper_gvec_le8_arm
|
|
|
|
#define helper_gvec_ltu8 helper_gvec_ltu8_arm
|
|
|
|
#define helper_gvec_leu8 helper_gvec_leu8_arm
|
|
|
|
#define helper_gvec_eq16 helper_gvec_eq16_arm
|
|
|
|
#define helper_gvec_ne16 helper_gvec_ne16_arm
|
|
|
|
#define helper_gvec_lt16 helper_gvec_lt16_arm
|
|
|
|
#define helper_gvec_le16 helper_gvec_le16_arm
|
|
|
|
#define helper_gvec_ltu16 helper_gvec_ltu16_arm
|
|
|
|
#define helper_gvec_leu16 helper_gvec_leu16_arm
|
|
|
|
#define helper_gvec_eq32 helper_gvec_eq32_arm
|
|
|
|
#define helper_gvec_ne32 helper_gvec_ne32_arm
|
|
|
|
#define helper_gvec_lt32 helper_gvec_lt32_arm
|
|
|
|
#define helper_gvec_le32 helper_gvec_le32_arm
|
|
|
|
#define helper_gvec_ltu32 helper_gvec_ltu32_arm
|
|
|
|
#define helper_gvec_leu32 helper_gvec_leu32_arm
|
|
|
|
#define helper_gvec_eq64 helper_gvec_eq64_arm
|
|
|
|
#define helper_gvec_ne64 helper_gvec_ne64_arm
|
|
|
|
#define helper_gvec_lt64 helper_gvec_lt64_arm
|
|
|
|
#define helper_gvec_le64 helper_gvec_le64_arm
|
|
|
|
#define helper_gvec_ltu64 helper_gvec_ltu64_arm
|
|
|
|
#define helper_gvec_leu64 helper_gvec_leu64_arm
|
|
|
|
#define helper_gvec_ssadd8 helper_gvec_ssadd8_arm
|
|
|
|
#define helper_gvec_ssadd16 helper_gvec_ssadd16_arm
|
|
|
|
#define helper_gvec_ssadd32 helper_gvec_ssadd32_arm
|
|
|
|
#define helper_gvec_ssadd64 helper_gvec_ssadd64_arm
|
|
|
|
#define helper_gvec_sssub8 helper_gvec_sssub8_arm
|
|
|
|
#define helper_gvec_sssub16 helper_gvec_sssub16_arm
|
|
|
|
#define helper_gvec_sssub32 helper_gvec_sssub32_arm
|
|
|
|
#define helper_gvec_sssub64 helper_gvec_sssub64_arm
|
|
|
|
#define helper_gvec_usadd8 helper_gvec_usadd8_arm
|
|
|
|
#define helper_gvec_usadd16 helper_gvec_usadd16_arm
|
|
|
|
#define helper_gvec_usadd32 helper_gvec_usadd32_arm
|
|
|
|
#define helper_gvec_usadd64 helper_gvec_usadd64_arm
|
|
|
|
#define helper_gvec_ussub8 helper_gvec_ussub8_arm
|
|
|
|
#define helper_gvec_ussub16 helper_gvec_ussub16_arm
|
|
|
|
#define helper_gvec_ussub32 helper_gvec_ussub32_arm
|
|
|
|
#define helper_gvec_ussub64 helper_gvec_ussub64_arm
|
|
|
|
#define helper_gvec_smin8 helper_gvec_smin8_arm
|
|
|
|
#define helper_gvec_smin16 helper_gvec_smin16_arm
|
|
|
|
#define helper_gvec_smin32 helper_gvec_smin32_arm
|
|
|
|
#define helper_gvec_smin64 helper_gvec_smin64_arm
|
|
|
|
#define helper_gvec_smax8 helper_gvec_smax8_arm
|
|
|
|
#define helper_gvec_smax16 helper_gvec_smax16_arm
|
|
|
|
#define helper_gvec_smax32 helper_gvec_smax32_arm
|
|
|
|
#define helper_gvec_smax64 helper_gvec_smax64_arm
|
|
|
|
#define helper_gvec_umin8 helper_gvec_umin8_arm
|
|
|
|
#define helper_gvec_umin16 helper_gvec_umin16_arm
|
|
|
|
#define helper_gvec_umin32 helper_gvec_umin32_arm
|
|
|
|
#define helper_gvec_umin64 helper_gvec_umin64_arm
|
|
|
|
#define helper_gvec_umax8 helper_gvec_umax8_arm
|
|
|
|
#define helper_gvec_umax16 helper_gvec_umax16_arm
|
|
|
|
#define helper_gvec_umax32 helper_gvec_umax32_arm
|
|
|
|
#define helper_gvec_umax64 helper_gvec_umax64_arm
|
|
|
|
#define helper_gvec_bitsel helper_gvec_bitsel_arm
|
|
|
|
#define cpu_restore_state cpu_restore_state_arm
|
|
|
|
#define page_collection_lock page_collection_lock_arm
|
|
|
|
#define page_collection_unlock page_collection_unlock_arm
|
|
|
|
#define free_code_gen_buffer free_code_gen_buffer_arm
|
|
|
|
#define tcg_exec_init tcg_exec_init_arm
|
|
|
|
#define tb_cleanup tb_cleanup_arm
|
|
|
|
#define tb_flush tb_flush_arm
|
|
|
|
#define tb_phys_invalidate tb_phys_invalidate_arm
|
|
|
|
#define tb_gen_code tb_gen_code_arm
|
|
|
|
#define tb_exec_lock tb_exec_lock_arm
|
|
|
|
#define tb_exec_unlock tb_exec_unlock_arm
|
|
|
|
#define tb_invalidate_phys_page_range tb_invalidate_phys_page_range_arm
|
|
|
|
#define tb_invalidate_phys_range tb_invalidate_phys_range_arm
|
|
|
|
#define tb_invalidate_phys_page_fast tb_invalidate_phys_page_fast_arm
|
|
|
|
#define tb_check_watchpoint tb_check_watchpoint_arm
|
|
|
|
#define cpu_io_recompile cpu_io_recompile_arm
|
|
|
|
#define tb_flush_jmp_cache tb_flush_jmp_cache_arm
|
|
|
|
#define tcg_flush_softmmu_tlb tcg_flush_softmmu_tlb_arm
|
|
|
|
#define translator_loop_temp_check translator_loop_temp_check_arm
|
|
|
|
#define translator_loop translator_loop_arm
|
|
|
|
#define helper_atomic_cmpxchgo_le_mmu helper_atomic_cmpxchgo_le_mmu_arm
|
|
|
|
#define helper_atomic_cmpxchgo_be_mmu helper_atomic_cmpxchgo_be_mmu_arm
|
|
|
|
#define helper_atomic_ldo_le_mmu helper_atomic_ldo_le_mmu_arm
|
|
|
|
#define helper_atomic_ldo_be_mmu helper_atomic_ldo_be_mmu_arm
|
|
|
|
#define helper_atomic_sto_le_mmu helper_atomic_sto_le_mmu_arm
|
|
|
|
#define helper_atomic_sto_be_mmu helper_atomic_sto_be_mmu_arm
|
|
|
|
#define unassigned_mem_ops unassigned_mem_ops_arm
|
|
|
|
#define floatx80_infinity floatx80_infinity_arm
|
|
|
|
#define dup_const_func dup_const_func_arm
|
|
|
|
#define gen_helper_raise_exception gen_helper_raise_exception_arm
|
|
|
|
#define gen_helper_raise_interrupt gen_helper_raise_interrupt_arm
|
|
|
|
#define gen_helper_vfp_get_fpscr gen_helper_vfp_get_fpscr_arm
|
|
|
|
#define gen_helper_vfp_set_fpscr gen_helper_vfp_set_fpscr_arm
|
|
|
|
#define gen_helper_cpsr_read gen_helper_cpsr_read_arm
|
|
|
|
#define gen_helper_cpsr_write gen_helper_cpsr_write_arm
|
|
|
|
#define arm_cpu_exec_interrupt arm_cpu_exec_interrupt_arm
|
|
|
|
#define arm_cpu_update_virq arm_cpu_update_virq_arm
|
|
|
|
#define arm_cpu_update_vfiq arm_cpu_update_vfiq_arm
|
|
|
|
#define arm_cpu_initfn arm_cpu_initfn_arm
|
|
|
|
#define gt_cntfrq_period_ns gt_cntfrq_period_ns_arm
|
|
|
|
#define arm_cpu_post_init arm_cpu_post_init_arm
|
|
|
|
#define arm_cpu_realizefn arm_cpu_realizefn_arm
|
|
|
|
#define a15_l2ctlr_read a15_l2ctlr_read_arm
|
|
|
|
#define arm_cpu_class_init arm_cpu_class_init_arm
|
|
|
|
#define cpu_arm_init cpu_arm_init_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_crypto_aese helper_crypto_aese_arm
|
|
|
|
#define helper_crypto_aesmc helper_crypto_aesmc_arm
|
|
|
|
#define helper_crypto_sha1_3reg helper_crypto_sha1_3reg_arm
|
|
|
|
#define helper_crypto_sha1h helper_crypto_sha1h_arm
|
|
|
|
#define helper_crypto_sha1su1 helper_crypto_sha1su1_arm
|
|
|
|
#define helper_crypto_sha256h helper_crypto_sha256h_arm
|
|
|
|
#define helper_crypto_sha256h2 helper_crypto_sha256h2_arm
|
|
|
|
#define helper_crypto_sha256su0 helper_crypto_sha256su0_arm
|
|
|
|
#define helper_crypto_sha256su1 helper_crypto_sha256su1_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_crypto_sha512h helper_crypto_sha512h_arm
|
|
|
|
#define helper_crypto_sha512h2 helper_crypto_sha512h2_arm
|
|
|
|
#define helper_crypto_sha512su0 helper_crypto_sha512su0_arm
|
|
|
|
#define helper_crypto_sha512su1 helper_crypto_sha512su1_arm
|
|
|
|
#define helper_crypto_sm3partw1 helper_crypto_sm3partw1_arm
|
|
|
|
#define helper_crypto_sm3partw2 helper_crypto_sm3partw2_arm
|
|
|
|
#define helper_crypto_sm3tt helper_crypto_sm3tt_arm
|
|
|
|
#define helper_crypto_sm4e helper_crypto_sm4e_arm
|
|
|
|
#define helper_crypto_sm4ekey helper_crypto_sm4ekey_arm
|
|
|
|
#define helper_check_breakpoints helper_check_breakpoints_arm
|
|
|
|
#define arm_debug_check_watchpoint arm_debug_check_watchpoint_arm
|
|
|
|
#define arm_debug_excp_handler arm_debug_excp_handler_arm
|
|
|
|
#define arm_adjust_watchpoint_address arm_adjust_watchpoint_address_arm
|
|
|
|
#define read_raw_cp_reg read_raw_cp_reg_arm
|
|
|
|
#define pmu_init pmu_init_arm
|
|
|
|
#define pmu_op_start pmu_op_start_arm
|
|
|
|
#define pmu_op_finish pmu_op_finish_arm
|
|
|
|
#define pmu_pre_el_change pmu_pre_el_change_arm
|
|
|
|
#define pmu_post_el_change pmu_post_el_change_arm
|
|
|
|
#define arm_pmu_timer_cb arm_pmu_timer_cb_arm
|
|
|
|
#define arm_gt_ptimer_cb arm_gt_ptimer_cb_arm
|
|
|
|
#define arm_gt_vtimer_cb arm_gt_vtimer_cb_arm
|
|
|
|
#define arm_gt_htimer_cb arm_gt_htimer_cb_arm
|
|
|
|
#define arm_gt_stimer_cb arm_gt_stimer_cb_arm
|
|
|
|
#define arm_gt_hvtimer_cb arm_gt_hvtimer_cb_arm
|
|
|
|
#define arm_hcr_el2_eff arm_hcr_el2_eff_arm
|
|
|
|
#define sve_exception_el sve_exception_el_arm
|
|
|
|
#define sve_zcr_len_for_el sve_zcr_len_for_el_arm
|
|
|
|
#define hw_watchpoint_update hw_watchpoint_update_arm
|
|
|
|
#define hw_watchpoint_update_all hw_watchpoint_update_all_arm
|
|
|
|
#define hw_breakpoint_update hw_breakpoint_update_arm
|
|
|
|
#define hw_breakpoint_update_all hw_breakpoint_update_all_arm
|
|
|
|
#define register_cp_regs_for_features register_cp_regs_for_features_arm
|
|
|
|
#define define_one_arm_cp_reg_with_opaque define_one_arm_cp_reg_with_opaque_arm
|
|
|
|
#define define_arm_cp_regs_with_opaque define_arm_cp_regs_with_opaque_arm
|
|
|
|
#define modify_arm_cp_regs modify_arm_cp_regs_arm
|
|
|
|
#define get_arm_cp_reginfo get_arm_cp_reginfo_arm
|
|
|
|
#define arm_cp_write_ignore arm_cp_write_ignore_arm
|
|
|
|
#define arm_cp_read_zero arm_cp_read_zero_arm
|
|
|
|
#define arm_cp_reset_ignore arm_cp_reset_ignore_arm
|
|
|
|
#define cpsr_read cpsr_read_arm
|
|
|
|
#define cpsr_write cpsr_write_arm
|
|
|
|
#define helper_sxtb16 helper_sxtb16_arm
|
|
|
|
#define helper_uxtb16 helper_uxtb16_arm
|
|
|
|
#define helper_sdiv helper_sdiv_arm
|
|
|
|
#define helper_udiv helper_udiv_arm
|
|
|
|
#define helper_rbit helper_rbit_arm
|
|
|
|
#define arm_phys_excp_target_el arm_phys_excp_target_el_arm
|
|
|
|
#define aarch64_sync_32_to_64 aarch64_sync_32_to_64_arm
|
|
|
|
#define aarch64_sync_64_to_32 aarch64_sync_64_to_32_arm
|
|
|
|
#define arm_cpu_do_interrupt arm_cpu_do_interrupt_arm
|
|
|
|
#define arm_sctlr arm_sctlr_arm
|
|
|
|
#define arm_s1_regime_using_lpae_format arm_s1_regime_using_lpae_format_arm
|
|
|
|
#define aa64_va_parameters aa64_va_parameters_arm
|
|
|
|
#define v8m_security_lookup v8m_security_lookup_arm
|
|
|
|
#define pmsav8_mpu_lookup pmsav8_mpu_lookup_arm
|
|
|
|
#define get_phys_addr get_phys_addr_arm
|
|
|
|
#define arm_cpu_get_phys_page_attrs_debug arm_cpu_get_phys_page_attrs_debug_arm
|
|
|
|
#define helper_qadd16 helper_qadd16_arm
|
|
|
|
#define helper_qadd8 helper_qadd8_arm
|
|
|
|
#define helper_qsub16 helper_qsub16_arm
|
|
|
|
#define helper_qsub8 helper_qsub8_arm
|
|
|
|
#define helper_qsubaddx helper_qsubaddx_arm
|
|
|
|
#define helper_qaddsubx helper_qaddsubx_arm
|
|
|
|
#define helper_uqadd16 helper_uqadd16_arm
|
|
|
|
#define helper_uqadd8 helper_uqadd8_arm
|
|
|
|
#define helper_uqsub16 helper_uqsub16_arm
|
|
|
|
#define helper_uqsub8 helper_uqsub8_arm
|
|
|
|
#define helper_uqsubaddx helper_uqsubaddx_arm
|
|
|
|
#define helper_uqaddsubx helper_uqaddsubx_arm
|
|
|
|
#define helper_sadd16 helper_sadd16_arm
|
|
|
|
#define helper_sadd8 helper_sadd8_arm
|
|
|
|
#define helper_ssub16 helper_ssub16_arm
|
|
|
|
#define helper_ssub8 helper_ssub8_arm
|
|
|
|
#define helper_ssubaddx helper_ssubaddx_arm
|
|
|
|
#define helper_saddsubx helper_saddsubx_arm
|
|
|
|
#define helper_uadd16 helper_uadd16_arm
|
|
|
|
#define helper_uadd8 helper_uadd8_arm
|
|
|
|
#define helper_usub16 helper_usub16_arm
|
|
|
|
#define helper_usub8 helper_usub8_arm
|
|
|
|
#define helper_usubaddx helper_usubaddx_arm
|
|
|
|
#define helper_uaddsubx helper_uaddsubx_arm
|
|
|
|
#define helper_shadd16 helper_shadd16_arm
|
|
|
|
#define helper_shadd8 helper_shadd8_arm
|
|
|
|
#define helper_shsub16 helper_shsub16_arm
|
|
|
|
#define helper_shsub8 helper_shsub8_arm
|
|
|
|
#define helper_shsubaddx helper_shsubaddx_arm
|
|
|
|
#define helper_shaddsubx helper_shaddsubx_arm
|
|
|
|
#define helper_uhadd16 helper_uhadd16_arm
|
|
|
|
#define helper_uhadd8 helper_uhadd8_arm
|
|
|
|
#define helper_uhsub16 helper_uhsub16_arm
|
|
|
|
#define helper_uhsub8 helper_uhsub8_arm
|
|
|
|
#define helper_uhsubaddx helper_uhsubaddx_arm
|
|
|
|
#define helper_uhaddsubx helper_uhaddsubx_arm
|
|
|
|
#define helper_usad8 helper_usad8_arm
|
|
|
|
#define helper_sel_flags helper_sel_flags_arm
|
|
|
|
#define helper_crc32 helper_crc32_arm
|
|
|
|
#define helper_crc32c helper_crc32c_arm
|
|
|
|
#define fp_exception_el fp_exception_el_arm
|
|
|
|
#define arm_mmu_idx_to_el arm_mmu_idx_to_el_arm
|
|
|
|
#define arm_mmu_idx_el arm_mmu_idx_el_arm
|
|
|
|
#define arm_mmu_idx arm_mmu_idx_arm
|
|
|
|
#define arm_stage1_mmu_idx arm_stage1_mmu_idx_arm
|
|
|
|
#define arm_rebuild_hflags arm_rebuild_hflags_arm
|
|
|
|
#define helper_rebuild_hflags_m32_newel helper_rebuild_hflags_m32_newel_arm
|
|
|
|
#define helper_rebuild_hflags_m32 helper_rebuild_hflags_m32_arm
|
|
|
|
#define helper_rebuild_hflags_a32_newel helper_rebuild_hflags_a32_newel_arm
|
|
|
|
#define helper_rebuild_hflags_a32 helper_rebuild_hflags_a32_arm
|
|
|
|
#define helper_rebuild_hflags_a64 helper_rebuild_hflags_a64_arm
|
|
|
|
#define cpu_get_tb_cpu_state cpu_get_tb_cpu_state_arm
|
|
|
|
#define helper_iwmmxt_maddsq helper_iwmmxt_maddsq_arm
|
|
|
|
#define helper_iwmmxt_madduq helper_iwmmxt_madduq_arm
|
|
|
|
#define helper_iwmmxt_sadb helper_iwmmxt_sadb_arm
|
|
|
|
#define helper_iwmmxt_sadw helper_iwmmxt_sadw_arm
|
|
|
|
#define helper_iwmmxt_mulslw helper_iwmmxt_mulslw_arm
|
|
|
|
#define helper_iwmmxt_mulshw helper_iwmmxt_mulshw_arm
|
|
|
|
#define helper_iwmmxt_mululw helper_iwmmxt_mululw_arm
|
|
|
|
#define helper_iwmmxt_muluhw helper_iwmmxt_muluhw_arm
|
|
|
|
#define helper_iwmmxt_macsw helper_iwmmxt_macsw_arm
|
|
|
|
#define helper_iwmmxt_macuw helper_iwmmxt_macuw_arm
|
|
|
|
#define helper_iwmmxt_unpacklb helper_iwmmxt_unpacklb_arm
|
|
|
|
#define helper_iwmmxt_unpacklw helper_iwmmxt_unpacklw_arm
|
|
|
|
#define helper_iwmmxt_unpackll helper_iwmmxt_unpackll_arm
|
|
|
|
#define helper_iwmmxt_unpacklub helper_iwmmxt_unpacklub_arm
|
|
|
|
#define helper_iwmmxt_unpackluw helper_iwmmxt_unpackluw_arm
|
|
|
|
#define helper_iwmmxt_unpacklul helper_iwmmxt_unpacklul_arm
|
|
|
|
#define helper_iwmmxt_unpacklsb helper_iwmmxt_unpacklsb_arm
|
|
|
|
#define helper_iwmmxt_unpacklsw helper_iwmmxt_unpacklsw_arm
|
|
|
|
#define helper_iwmmxt_unpacklsl helper_iwmmxt_unpacklsl_arm
|
|
|
|
#define helper_iwmmxt_unpackhb helper_iwmmxt_unpackhb_arm
|
|
|
|
#define helper_iwmmxt_unpackhw helper_iwmmxt_unpackhw_arm
|
|
|
|
#define helper_iwmmxt_unpackhl helper_iwmmxt_unpackhl_arm
|
|
|
|
#define helper_iwmmxt_unpackhub helper_iwmmxt_unpackhub_arm
|
|
|
|
#define helper_iwmmxt_unpackhuw helper_iwmmxt_unpackhuw_arm
|
|
|
|
#define helper_iwmmxt_unpackhul helper_iwmmxt_unpackhul_arm
|
|
|
|
#define helper_iwmmxt_unpackhsb helper_iwmmxt_unpackhsb_arm
|
|
|
|
#define helper_iwmmxt_unpackhsw helper_iwmmxt_unpackhsw_arm
|
|
|
|
#define helper_iwmmxt_unpackhsl helper_iwmmxt_unpackhsl_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_cmpeqb helper_iwmmxt_cmpeqb_arm
|
|
|
|
#define helper_iwmmxt_cmpeqw helper_iwmmxt_cmpeqw_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_cmpeql helper_iwmmxt_cmpeql_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_cmpgtsb helper_iwmmxt_cmpgtsb_arm
|
|
|
|
#define helper_iwmmxt_cmpgtsw helper_iwmmxt_cmpgtsw_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_cmpgtsl helper_iwmmxt_cmpgtsl_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_cmpgtub helper_iwmmxt_cmpgtub_arm
|
|
|
|
#define helper_iwmmxt_cmpgtuw helper_iwmmxt_cmpgtuw_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_cmpgtul helper_iwmmxt_cmpgtul_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_minsb helper_iwmmxt_minsb_arm
|
|
|
|
#define helper_iwmmxt_minsw helper_iwmmxt_minsw_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_minsl helper_iwmmxt_minsl_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_minub helper_iwmmxt_minub_arm
|
|
|
|
#define helper_iwmmxt_minuw helper_iwmmxt_minuw_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_minul helper_iwmmxt_minul_arm
|
|
|
|
#define helper_iwmmxt_maxsb helper_iwmmxt_maxsb_arm
|
|
|
|
#define helper_iwmmxt_maxsw helper_iwmmxt_maxsw_arm
|
|
|
|
#define helper_iwmmxt_maxsl helper_iwmmxt_maxsl_arm
|
|
|
|
#define helper_iwmmxt_maxub helper_iwmmxt_maxub_arm
|
|
|
|
#define helper_iwmmxt_maxuw helper_iwmmxt_maxuw_arm
|
|
|
|
#define helper_iwmmxt_maxul helper_iwmmxt_maxul_arm
|
|
|
|
#define helper_iwmmxt_subnb helper_iwmmxt_subnb_arm
|
|
|
|
#define helper_iwmmxt_subnw helper_iwmmxt_subnw_arm
|
|
|
|
#define helper_iwmmxt_subnl helper_iwmmxt_subnl_arm
|
|
|
|
#define helper_iwmmxt_addnb helper_iwmmxt_addnb_arm
|
|
|
|
#define helper_iwmmxt_addnw helper_iwmmxt_addnw_arm
|
|
|
|
#define helper_iwmmxt_addnl helper_iwmmxt_addnl_arm
|
|
|
|
#define helper_iwmmxt_subub helper_iwmmxt_subub_arm
|
|
|
|
#define helper_iwmmxt_subuw helper_iwmmxt_subuw_arm
|
|
|
|
#define helper_iwmmxt_subul helper_iwmmxt_subul_arm
|
|
|
|
#define helper_iwmmxt_addub helper_iwmmxt_addub_arm
|
|
|
|
#define helper_iwmmxt_adduw helper_iwmmxt_adduw_arm
|
|
|
|
#define helper_iwmmxt_addul helper_iwmmxt_addul_arm
|
|
|
|
#define helper_iwmmxt_subsb helper_iwmmxt_subsb_arm
|
|
|
|
#define helper_iwmmxt_subsw helper_iwmmxt_subsw_arm
|
|
|
|
#define helper_iwmmxt_subsl helper_iwmmxt_subsl_arm
|
|
|
|
#define helper_iwmmxt_addsb helper_iwmmxt_addsb_arm
|
|
|
|
#define helper_iwmmxt_addsw helper_iwmmxt_addsw_arm
|
|
|
|
#define helper_iwmmxt_addsl helper_iwmmxt_addsl_arm
|
|
|
|
#define helper_iwmmxt_avgb0 helper_iwmmxt_avgb0_arm
|
|
|
|
#define helper_iwmmxt_avgb1 helper_iwmmxt_avgb1_arm
|
|
|
|
#define helper_iwmmxt_avgw0 helper_iwmmxt_avgw0_arm
|
|
|
|
#define helper_iwmmxt_avgw1 helper_iwmmxt_avgw1_arm
|
|
|
|
#define helper_iwmmxt_align helper_iwmmxt_align_arm
|
|
|
|
#define helper_iwmmxt_insr helper_iwmmxt_insr_arm
|
|
|
|
#define helper_iwmmxt_setpsr_nz helper_iwmmxt_setpsr_nz_arm
|
|
|
|
#define helper_iwmmxt_bcstb helper_iwmmxt_bcstb_arm
|
|
|
|
#define helper_iwmmxt_bcstw helper_iwmmxt_bcstw_arm
|
|
|
|
#define helper_iwmmxt_bcstl helper_iwmmxt_bcstl_arm
|
|
|
|
#define helper_iwmmxt_addcb helper_iwmmxt_addcb_arm
|
|
|
|
#define helper_iwmmxt_addcw helper_iwmmxt_addcw_arm
|
|
|
|
#define helper_iwmmxt_addcl helper_iwmmxt_addcl_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_msbb helper_iwmmxt_msbb_arm
|
|
|
|
#define helper_iwmmxt_msbw helper_iwmmxt_msbw_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_msbl helper_iwmmxt_msbl_arm
|
|
|
|
#define helper_iwmmxt_srlw helper_iwmmxt_srlw_arm
|
|
|
|
#define helper_iwmmxt_srll helper_iwmmxt_srll_arm
|
|
|
|
#define helper_iwmmxt_srlq helper_iwmmxt_srlq_arm
|
|
|
|
#define helper_iwmmxt_sllw helper_iwmmxt_sllw_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_slll helper_iwmmxt_slll_arm
|
|
|
|
#define helper_iwmmxt_sllq helper_iwmmxt_sllq_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_sraw helper_iwmmxt_sraw_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_iwmmxt_sral helper_iwmmxt_sral_arm
|
|
|
|
#define helper_iwmmxt_sraq helper_iwmmxt_sraq_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_iwmmxt_rorw helper_iwmmxt_rorw_arm
|
|
|
|
#define helper_iwmmxt_rorl helper_iwmmxt_rorl_arm
|
|
|
|
#define helper_iwmmxt_rorq helper_iwmmxt_rorq_arm
|
|
|
|
#define helper_iwmmxt_shufh helper_iwmmxt_shufh_arm
|
|
|
|
#define helper_iwmmxt_packuw helper_iwmmxt_packuw_arm
|
|
|
|
#define helper_iwmmxt_packul helper_iwmmxt_packul_arm
|
|
|
|
#define helper_iwmmxt_packuq helper_iwmmxt_packuq_arm
|
|
|
|
#define helper_iwmmxt_packsw helper_iwmmxt_packsw_arm
|
|
|
|
#define helper_iwmmxt_packsl helper_iwmmxt_packsl_arm
|
|
|
|
#define helper_iwmmxt_packsq helper_iwmmxt_packsq_arm
|
|
|
|
#define helper_iwmmxt_muladdsl helper_iwmmxt_muladdsl_arm
|
|
|
|
#define helper_iwmmxt_muladdsw helper_iwmmxt_muladdsw_arm
|
|
|
|
#define helper_iwmmxt_muladdswl helper_iwmmxt_muladdswl_arm
|
|
|
|
#define armv7m_nvic_set_pending armv7m_nvic_set_pending_arm
|
|
|
|
#define helper_v7m_preserve_fp_state helper_v7m_preserve_fp_state_arm
|
|
|
|
#define write_v7m_exception write_v7m_exception_arm
|
|
|
|
#define helper_v7m_bxns helper_v7m_bxns_arm
|
|
|
|
#define helper_v7m_blxns helper_v7m_blxns_arm
|
|
|
|
#define armv7m_nvic_neg_prio_requested armv7m_nvic_neg_prio_requested_arm
|
|
|
|
#define helper_v7m_vlstm helper_v7m_vlstm_arm
|
|
|
|
#define helper_v7m_vlldm helper_v7m_vlldm_arm
|
|
|
|
#define arm_v7m_cpu_do_interrupt arm_v7m_cpu_do_interrupt_arm
|
|
|
|
#define helper_v7m_mrs helper_v7m_mrs_arm
|
|
|
|
#define helper_v7m_msr helper_v7m_msr_arm
|
|
|
|
#define helper_v7m_tt helper_v7m_tt_arm
|
|
|
|
#define arm_v7m_mmu_idx_all arm_v7m_mmu_idx_all_arm
|
|
|
|
#define arm_v7m_mmu_idx_for_secstate_and_priv arm_v7m_mmu_idx_for_secstate_and_priv_arm
|
|
|
|
#define arm_v7m_mmu_idx_for_secstate arm_v7m_mmu_idx_for_secstate_arm
|
|
|
|
#define helper_neon_qadd_u8 helper_neon_qadd_u8_arm
|
|
|
|
#define helper_neon_qadd_u16 helper_neon_qadd_u16_arm
|
|
|
|
#define helper_neon_qadd_u32 helper_neon_qadd_u32_arm
|
|
|
|
#define helper_neon_qadd_u64 helper_neon_qadd_u64_arm
|
|
|
|
#define helper_neon_qadd_s8 helper_neon_qadd_s8_arm
|
|
|
|
#define helper_neon_qadd_s16 helper_neon_qadd_s16_arm
|
|
|
|
#define helper_neon_qadd_s32 helper_neon_qadd_s32_arm
|
|
|
|
#define helper_neon_qadd_s64 helper_neon_qadd_s64_arm
|
|
|
|
#define helper_neon_uqadd_s8 helper_neon_uqadd_s8_arm
|
|
|
|
#define helper_neon_uqadd_s16 helper_neon_uqadd_s16_arm
|
|
|
|
#define helper_neon_uqadd_s32 helper_neon_uqadd_s32_arm
|
|
|
|
#define helper_neon_uqadd_s64 helper_neon_uqadd_s64_arm
|
|
|
|
#define helper_neon_sqadd_u8 helper_neon_sqadd_u8_arm
|
|
|
|
#define helper_neon_sqadd_u16 helper_neon_sqadd_u16_arm
|
|
|
|
#define helper_neon_sqadd_u32 helper_neon_sqadd_u32_arm
|
|
|
|
#define helper_neon_sqadd_u64 helper_neon_sqadd_u64_arm
|
|
|
|
#define helper_neon_qsub_u8 helper_neon_qsub_u8_arm
|
|
|
|
#define helper_neon_qsub_u16 helper_neon_qsub_u16_arm
|
|
|
|
#define helper_neon_qsub_u32 helper_neon_qsub_u32_arm
|
|
|
|
#define helper_neon_qsub_u64 helper_neon_qsub_u64_arm
|
|
|
|
#define helper_neon_qsub_s8 helper_neon_qsub_s8_arm
|
|
|
|
#define helper_neon_qsub_s16 helper_neon_qsub_s16_arm
|
|
|
|
#define helper_neon_qsub_s32 helper_neon_qsub_s32_arm
|
|
|
|
#define helper_neon_qsub_s64 helper_neon_qsub_s64_arm
|
|
|
|
#define helper_neon_hadd_s8 helper_neon_hadd_s8_arm
|
|
|
|
#define helper_neon_hadd_u8 helper_neon_hadd_u8_arm
|
|
|
|
#define helper_neon_hadd_s16 helper_neon_hadd_s16_arm
|
|
|
|
#define helper_neon_hadd_u16 helper_neon_hadd_u16_arm
|
|
|
|
#define helper_neon_hadd_s32 helper_neon_hadd_s32_arm
|
|
|
|
#define helper_neon_hadd_u32 helper_neon_hadd_u32_arm
|
|
|
|
#define helper_neon_rhadd_s8 helper_neon_rhadd_s8_arm
|
|
|
|
#define helper_neon_rhadd_u8 helper_neon_rhadd_u8_arm
|
|
|
|
#define helper_neon_rhadd_s16 helper_neon_rhadd_s16_arm
|
|
|
|
#define helper_neon_rhadd_u16 helper_neon_rhadd_u16_arm
|
|
|
|
#define helper_neon_rhadd_s32 helper_neon_rhadd_s32_arm
|
|
|
|
#define helper_neon_rhadd_u32 helper_neon_rhadd_u32_arm
|
|
|
|
#define helper_neon_hsub_s8 helper_neon_hsub_s8_arm
|
|
|
|
#define helper_neon_hsub_u8 helper_neon_hsub_u8_arm
|
|
|
|
#define helper_neon_hsub_s16 helper_neon_hsub_s16_arm
|
|
|
|
#define helper_neon_hsub_u16 helper_neon_hsub_u16_arm
|
|
|
|
#define helper_neon_hsub_s32 helper_neon_hsub_s32_arm
|
|
|
|
#define helper_neon_hsub_u32 helper_neon_hsub_u32_arm
|
|
|
|
#define helper_neon_cgt_s8 helper_neon_cgt_s8_arm
|
|
|
|
#define helper_neon_cgt_u8 helper_neon_cgt_u8_arm
|
|
|
|
#define helper_neon_cgt_s16 helper_neon_cgt_s16_arm
|
|
|
|
#define helper_neon_cgt_u16 helper_neon_cgt_u16_arm
|
|
|
|
#define helper_neon_cgt_s32 helper_neon_cgt_s32_arm
|
|
|
|
#define helper_neon_cgt_u32 helper_neon_cgt_u32_arm
|
|
|
|
#define helper_neon_cge_s8 helper_neon_cge_s8_arm
|
|
|
|
#define helper_neon_cge_u8 helper_neon_cge_u8_arm
|
|
|
|
#define helper_neon_cge_s16 helper_neon_cge_s16_arm
|
|
|
|
#define helper_neon_cge_u16 helper_neon_cge_u16_arm
|
|
|
|
#define helper_neon_cge_s32 helper_neon_cge_s32_arm
|
|
|
|
#define helper_neon_cge_u32 helper_neon_cge_u32_arm
|
|
|
|
#define helper_neon_pmin_s8 helper_neon_pmin_s8_arm
|
|
|
|
#define helper_neon_pmin_u8 helper_neon_pmin_u8_arm
|
|
|
|
#define helper_neon_pmin_s16 helper_neon_pmin_s16_arm
|
|
|
|
#define helper_neon_pmin_u16 helper_neon_pmin_u16_arm
|
|
|
|
#define helper_neon_pmax_s8 helper_neon_pmax_s8_arm
|
|
|
|
#define helper_neon_pmax_u8 helper_neon_pmax_u8_arm
|
|
|
|
#define helper_neon_pmax_s16 helper_neon_pmax_s16_arm
|
|
|
|
#define helper_neon_pmax_u16 helper_neon_pmax_u16_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_abd_s8 helper_neon_abd_s8_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_abd_u8 helper_neon_abd_u8_arm
|
|
|
|
#define helper_neon_abd_s16 helper_neon_abd_s16_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_abd_u16 helper_neon_abd_u16_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_abd_s32 helper_neon_abd_s32_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_abd_u32 helper_neon_abd_u32_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_shl_u16 helper_neon_shl_u16_arm
|
|
|
|
#define helper_neon_shl_s16 helper_neon_shl_s16_arm
|
|
|
|
#define helper_neon_rshl_s8 helper_neon_rshl_s8_arm
|
|
|
|
#define helper_neon_rshl_s16 helper_neon_rshl_s16_arm
|
|
|
|
#define helper_neon_rshl_s32 helper_neon_rshl_s32_arm
|
|
|
|
#define helper_neon_rshl_s64 helper_neon_rshl_s64_arm
|
|
|
|
#define helper_neon_rshl_u8 helper_neon_rshl_u8_arm
|
|
|
|
#define helper_neon_rshl_u16 helper_neon_rshl_u16_arm
|
|
|
|
#define helper_neon_rshl_u32 helper_neon_rshl_u32_arm
|
|
|
|
#define helper_neon_rshl_u64 helper_neon_rshl_u64_arm
|
|
|
|
#define helper_neon_qshl_u8 helper_neon_qshl_u8_arm
|
|
|
|
#define helper_neon_qshl_u16 helper_neon_qshl_u16_arm
|
|
|
|
#define helper_neon_qshl_u32 helper_neon_qshl_u32_arm
|
|
|
|
#define helper_neon_qshl_u64 helper_neon_qshl_u64_arm
|
|
|
|
#define helper_neon_qshl_s8 helper_neon_qshl_s8_arm
|
|
|
|
#define helper_neon_qshl_s16 helper_neon_qshl_s16_arm
|
|
|
|
#define helper_neon_qshl_s32 helper_neon_qshl_s32_arm
|
|
|
|
#define helper_neon_qshl_s64 helper_neon_qshl_s64_arm
|
|
|
|
#define helper_neon_qshlu_s8 helper_neon_qshlu_s8_arm
|
|
|
|
#define helper_neon_qshlu_s16 helper_neon_qshlu_s16_arm
|
|
|
|
#define helper_neon_qshlu_s32 helper_neon_qshlu_s32_arm
|
|
|
|
#define helper_neon_qshlu_s64 helper_neon_qshlu_s64_arm
|
|
|
|
#define helper_neon_qrshl_u8 helper_neon_qrshl_u8_arm
|
|
|
|
#define helper_neon_qrshl_u16 helper_neon_qrshl_u16_arm
|
|
|
|
#define helper_neon_qrshl_u32 helper_neon_qrshl_u32_arm
|
|
|
|
#define helper_neon_qrshl_u64 helper_neon_qrshl_u64_arm
|
|
|
|
#define helper_neon_qrshl_s8 helper_neon_qrshl_s8_arm
|
|
|
|
#define helper_neon_qrshl_s16 helper_neon_qrshl_s16_arm
|
|
|
|
#define helper_neon_qrshl_s32 helper_neon_qrshl_s32_arm
|
|
|
|
#define helper_neon_qrshl_s64 helper_neon_qrshl_s64_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_add_u8 helper_neon_add_u8_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_add_u16 helper_neon_add_u16_arm
|
|
|
|
#define helper_neon_padd_u8 helper_neon_padd_u8_arm
|
|
|
|
#define helper_neon_padd_u16 helper_neon_padd_u16_arm
|
|
|
|
#define helper_neon_sub_u8 helper_neon_sub_u8_arm
|
|
|
|
#define helper_neon_sub_u16 helper_neon_sub_u16_arm
|
|
|
|
#define helper_neon_mul_u8 helper_neon_mul_u8_arm
|
|
|
|
#define helper_neon_mul_u16 helper_neon_mul_u16_arm
|
|
|
|
#define helper_neon_tst_u8 helper_neon_tst_u8_arm
|
|
|
|
#define helper_neon_tst_u16 helper_neon_tst_u16_arm
|
|
|
|
#define helper_neon_tst_u32 helper_neon_tst_u32_arm
|
|
|
|
#define helper_neon_ceq_u8 helper_neon_ceq_u8_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_ceq_u16 helper_neon_ceq_u16_arm
|
|
|
|
#define helper_neon_ceq_u32 helper_neon_ceq_u32_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_clz_u8 helper_neon_clz_u8_arm
|
|
|
|
#define helper_neon_clz_u16 helper_neon_clz_u16_arm
|
|
|
|
#define helper_neon_cls_s8 helper_neon_cls_s8_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_cls_s16 helper_neon_cls_s16_arm
|
|
|
|
#define helper_neon_cls_s32 helper_neon_cls_s32_arm
|
|
|
|
#define helper_neon_cnt_u8 helper_neon_cnt_u8_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_rbit_u8 helper_neon_rbit_u8_arm
|
|
|
|
#define helper_neon_qdmulh_s16 helper_neon_qdmulh_s16_arm
|
|
|
|
#define helper_neon_qrdmulh_s16 helper_neon_qrdmulh_s16_arm
|
|
|
|
#define helper_neon_qdmulh_s32 helper_neon_qdmulh_s32_arm
|
|
|
|
#define helper_neon_qrdmulh_s32 helper_neon_qrdmulh_s32_arm
|
|
|
|
#define helper_neon_narrow_u8 helper_neon_narrow_u8_arm
|
|
|
|
#define helper_neon_narrow_u16 helper_neon_narrow_u16_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_narrow_high_u8 helper_neon_narrow_high_u8_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_narrow_high_u16 helper_neon_narrow_high_u16_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_narrow_round_high_u8 helper_neon_narrow_round_high_u8_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_narrow_round_high_u16 helper_neon_narrow_round_high_u16_arm
|
|
|
|
#define helper_neon_unarrow_sat8 helper_neon_unarrow_sat8_arm
|
|
|
|
#define helper_neon_narrow_sat_u8 helper_neon_narrow_sat_u8_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_narrow_sat_s8 helper_neon_narrow_sat_s8_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_unarrow_sat16 helper_neon_unarrow_sat16_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_narrow_sat_u16 helper_neon_narrow_sat_u16_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_narrow_sat_s16 helper_neon_narrow_sat_s16_arm
|
|
|
|
#define helper_neon_unarrow_sat32 helper_neon_unarrow_sat32_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_narrow_sat_u32 helper_neon_narrow_sat_u32_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_narrow_sat_s32 helper_neon_narrow_sat_s32_arm
|
|
|
|
#define helper_neon_widen_u8 helper_neon_widen_u8_arm
|
|
|
|
#define helper_neon_widen_s8 helper_neon_widen_s8_arm
|
|
|
|
#define helper_neon_widen_u16 helper_neon_widen_u16_arm
|
|
|
|
#define helper_neon_widen_s16 helper_neon_widen_s16_arm
|
|
|
|
#define helper_neon_addl_u16 helper_neon_addl_u16_arm
|
|
|
|
#define helper_neon_addl_u32 helper_neon_addl_u32_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_paddl_u16 helper_neon_paddl_u16_arm
|
|
|
|
#define helper_neon_paddl_u32 helper_neon_paddl_u32_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_subl_u16 helper_neon_subl_u16_arm
|
|
|
|
#define helper_neon_subl_u32 helper_neon_subl_u32_arm
|
|
|
|
#define helper_neon_addl_saturate_s32 helper_neon_addl_saturate_s32_arm
|
|
|
|
#define helper_neon_addl_saturate_s64 helper_neon_addl_saturate_s64_arm
|
|
|
|
#define helper_neon_abdl_u16 helper_neon_abdl_u16_arm
|
|
|
|
#define helper_neon_abdl_s16 helper_neon_abdl_s16_arm
|
|
|
|
#define helper_neon_abdl_u32 helper_neon_abdl_u32_arm
|
|
|
|
#define helper_neon_abdl_s32 helper_neon_abdl_s32_arm
|
|
|
|
#define helper_neon_abdl_u64 helper_neon_abdl_u64_arm
|
|
|
|
#define helper_neon_abdl_s64 helper_neon_abdl_s64_arm
|
|
|
|
#define helper_neon_mull_u8 helper_neon_mull_u8_arm
|
|
|
|
#define helper_neon_mull_s8 helper_neon_mull_s8_arm
|
|
|
|
#define helper_neon_mull_u16 helper_neon_mull_u16_arm
|
|
|
|
#define helper_neon_mull_s16 helper_neon_mull_s16_arm
|
|
|
|
#define helper_neon_negl_u16 helper_neon_negl_u16_arm
|
|
|
|
#define helper_neon_negl_u32 helper_neon_negl_u32_arm
|
|
|
|
#define helper_neon_qabs_s8 helper_neon_qabs_s8_arm
|
|
|
|
#define helper_neon_qneg_s8 helper_neon_qneg_s8_arm
|
|
|
|
#define helper_neon_qabs_s16 helper_neon_qabs_s16_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_qneg_s16 helper_neon_qneg_s16_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_qabs_s32 helper_neon_qabs_s32_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_qneg_s32 helper_neon_qneg_s32_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_qabs_s64 helper_neon_qabs_s64_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_qneg_s64 helper_neon_qneg_s64_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_abd_f32 helper_neon_abd_f32_arm
|
|
|
|
#define helper_neon_ceq_f32 helper_neon_ceq_f32_arm
|
|
|
|
#define helper_neon_cge_f32 helper_neon_cge_f32_arm
|
|
|
|
#define helper_neon_cgt_f32 helper_neon_cgt_f32_arm
|
|
|
|
#define helper_neon_acge_f32 helper_neon_acge_f32_arm
|
|
|
|
#define helper_neon_acgt_f32 helper_neon_acgt_f32_arm
|
|
|
|
#define helper_neon_acge_f64 helper_neon_acge_f64_arm
|
|
|
|
#define helper_neon_acgt_f64 helper_neon_acgt_f64_arm
|
|
|
|
#define helper_neon_qunzip8 helper_neon_qunzip8_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_qunzip16 helper_neon_qunzip16_arm
|
|
|
|
#define helper_neon_qunzip32 helper_neon_qunzip32_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_unzip8 helper_neon_unzip8_arm
|
|
|
|
#define helper_neon_unzip16 helper_neon_unzip16_arm
|
|
|
|
#define helper_neon_qzip8 helper_neon_qzip8_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_neon_qzip16 helper_neon_qzip16_arm
|
|
|
|
#define helper_neon_qzip32 helper_neon_qzip32_arm
|
|
|
|
#define helper_neon_zip8 helper_neon_zip8_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_neon_zip16 helper_neon_zip16_arm
|
|
|
|
#define raise_exception raise_exception_arm
|
|
|
|
#define raise_exception_ra raise_exception_ra_arm
|
|
|
|
#define helper_neon_tbl helper_neon_tbl_arm
|
|
|
|
#define helper_v8m_stackcheck helper_v8m_stackcheck_arm
|
|
|
|
#define helper_add_setq helper_add_setq_arm
|
|
|
|
#define helper_add_saturate helper_add_saturate_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_sub_saturate helper_sub_saturate_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_add_usaturate helper_add_usaturate_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_sub_usaturate helper_sub_usaturate_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_ssat helper_ssat_arm
|
|
|
|
#define helper_ssat16 helper_ssat16_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_usat helper_usat_arm
|
|
|
|
#define helper_usat16 helper_usat16_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_setend helper_setend_arm
|
|
|
|
#define helper_wfi helper_wfi_arm
|
|
|
|
#define helper_wfe helper_wfe_arm
|
|
|
|
#define helper_yield helper_yield_arm
|
|
|
|
#define helper_exception_internal helper_exception_internal_arm
|
|
|
|
#define helper_exception_with_syndrome helper_exception_with_syndrome_arm
|
|
|
|
#define helper_exception_bkpt_insn helper_exception_bkpt_insn_arm
|
|
|
|
#define helper_cpsr_read helper_cpsr_read_arm
|
|
|
|
#define helper_cpsr_write helper_cpsr_write_arm
|
|
|
|
#define helper_cpsr_write_eret helper_cpsr_write_eret_arm
|
|
|
|
#define helper_get_user_reg helper_get_user_reg_arm
|
|
|
|
#define helper_set_user_reg helper_set_user_reg_arm
|
|
|
|
#define helper_set_r13_banked helper_set_r13_banked_arm
|
|
|
|
#define helper_get_r13_banked helper_get_r13_banked_arm
|
|
|
|
#define helper_msr_banked helper_msr_banked_arm
|
|
|
|
#define helper_mrs_banked helper_mrs_banked_arm
|
|
|
|
#define helper_access_check_cp_reg helper_access_check_cp_reg_arm
|
|
|
|
#define helper_set_cp_reg helper_set_cp_reg_arm
|
|
|
|
#define helper_get_cp_reg helper_get_cp_reg_arm
|
|
|
|
#define helper_set_cp_reg64 helper_set_cp_reg64_arm
|
|
|
|
#define helper_get_cp_reg64 helper_get_cp_reg64_arm
|
|
|
|
#define helper_pre_hvc helper_pre_hvc_arm
|
|
|
|
#define helper_pre_smc helper_pre_smc_arm
|
|
|
|
#define helper_shl_cc helper_shl_cc_arm
|
|
|
|
#define helper_shr_cc helper_shr_cc_arm
|
|
|
|
#define helper_sar_cc helper_sar_cc_arm
|
|
|
|
#define helper_ror_cc helper_ror_cc_arm
|
|
|
|
#define arm_is_psci_call arm_is_psci_call_arm
|
|
|
|
#define arm_handle_psci_call arm_handle_psci_call_arm
|
|
|
|
#define arm_cpu_do_unaligned_access arm_cpu_do_unaligned_access_arm
|
|
|
|
#define arm_cpu_do_transaction_failed arm_cpu_do_transaction_failed_arm
|
|
|
|
#define arm_cpu_tlb_fill arm_cpu_tlb_fill_arm
|
|
|
|
#define arm_translate_init arm_translate_init_arm
|
|
|
|
#define arm_test_cc arm_test_cc_arm
|
|
|
|
#define arm_free_cc arm_free_cc_arm
|
|
|
|
#define arm_jump_cc arm_jump_cc_arm
|
|
|
|
#define arm_gen_test_cc arm_gen_test_cc_arm
|
|
|
|
#define vfp_expand_imm vfp_expand_imm_arm
|
|
|
|
#define gen_cmtst_i64 gen_cmtst_i64_arm
|
|
|
|
#define gen_ushl_i32 gen_ushl_i32_arm
|
|
|
|
#define gen_ushl_i64 gen_ushl_i64_arm
|
|
|
|
#define gen_sshl_i32 gen_sshl_i32_arm
|
|
|
|
#define gen_sshl_i64 gen_sshl_i64_arm
|
|
|
|
#define gen_intermediate_code gen_intermediate_code_arm
|
|
|
|
#define restore_state_to_opc restore_state_to_opc_arm
|
|
|
|
#define helper_neon_qrdmlah_s16 helper_neon_qrdmlah_s16_arm
|
|
|
|
#define helper_gvec_qrdmlah_s16 helper_gvec_qrdmlah_s16_arm
|
|
|
|
#define helper_neon_qrdmlsh_s16 helper_neon_qrdmlsh_s16_arm
|
|
|
|
#define helper_gvec_qrdmlsh_s16 helper_gvec_qrdmlsh_s16_arm
|
|
|
|
#define helper_neon_qrdmlah_s32 helper_neon_qrdmlah_s32_arm
|
|
|
|
#define helper_gvec_qrdmlah_s32 helper_gvec_qrdmlah_s32_arm
|
|
|
|
#define helper_neon_qrdmlsh_s32 helper_neon_qrdmlsh_s32_arm
|
|
|
|
#define helper_gvec_qrdmlsh_s32 helper_gvec_qrdmlsh_s32_arm
|
|
|
|
#define helper_gvec_sdot_b helper_gvec_sdot_b_arm
|
|
|
|
#define helper_gvec_udot_b helper_gvec_udot_b_arm
|
|
|
|
#define helper_gvec_sdot_h helper_gvec_sdot_h_arm
|
|
|
|
#define helper_gvec_udot_h helper_gvec_udot_h_arm
|
|
|
|
#define helper_gvec_sdot_idx_b helper_gvec_sdot_idx_b_arm
|
|
|
|
#define helper_gvec_udot_idx_b helper_gvec_udot_idx_b_arm
|
|
|
|
#define helper_gvec_sdot_idx_h helper_gvec_sdot_idx_h_arm
|
|
|
|
#define helper_gvec_udot_idx_h helper_gvec_udot_idx_h_arm
|
|
|
|
#define helper_gvec_fcaddh helper_gvec_fcaddh_arm
|
|
|
|
#define helper_gvec_fcadds helper_gvec_fcadds_arm
|
|
|
|
#define helper_gvec_fcaddd helper_gvec_fcaddd_arm
|
|
|
|
#define helper_gvec_fcmlah helper_gvec_fcmlah_arm
|
|
|
|
#define helper_gvec_fcmlah_idx helper_gvec_fcmlah_idx_arm
|
|
|
|
#define helper_gvec_fcmlas helper_gvec_fcmlas_arm
|
|
|
|
#define helper_gvec_fcmlas_idx helper_gvec_fcmlas_idx_arm
|
|
|
|
#define helper_gvec_fcmlad helper_gvec_fcmlad_arm
|
|
|
|
#define helper_gvec_frecpe_h helper_gvec_frecpe_h_arm
|
|
|
|
#define helper_gvec_frecpe_s helper_gvec_frecpe_s_arm
|
|
|
|
#define helper_gvec_frecpe_d helper_gvec_frecpe_d_arm
|
|
|
|
#define helper_gvec_frsqrte_h helper_gvec_frsqrte_h_arm
|
|
|
|
#define helper_gvec_frsqrte_s helper_gvec_frsqrte_s_arm
|
|
|
|
#define helper_gvec_frsqrte_d helper_gvec_frsqrte_d_arm
|
|
|
|
#define helper_gvec_fadd_h helper_gvec_fadd_h_arm
|
|
|
|
#define helper_gvec_fadd_s helper_gvec_fadd_s_arm
|
|
|
|
#define helper_gvec_fadd_d helper_gvec_fadd_d_arm
|
|
|
|
#define helper_gvec_fsub_h helper_gvec_fsub_h_arm
|
|
|
|
#define helper_gvec_fsub_s helper_gvec_fsub_s_arm
|
|
|
|
#define helper_gvec_fsub_d helper_gvec_fsub_d_arm
|
|
|
|
#define helper_gvec_fmul_h helper_gvec_fmul_h_arm
|
|
|
|
#define helper_gvec_fmul_s helper_gvec_fmul_s_arm
|
|
|
|
#define helper_gvec_fmul_d helper_gvec_fmul_d_arm
|
|
|
|
#define helper_gvec_ftsmul_h helper_gvec_ftsmul_h_arm
|
|
|
|
#define helper_gvec_ftsmul_s helper_gvec_ftsmul_s_arm
|
|
|
|
#define helper_gvec_ftsmul_d helper_gvec_ftsmul_d_arm
|
|
|
|
#define helper_gvec_fmul_idx_h helper_gvec_fmul_idx_h_arm
|
|
|
|
#define helper_gvec_fmul_idx_s helper_gvec_fmul_idx_s_arm
|
|
|
|
#define helper_gvec_fmul_idx_d helper_gvec_fmul_idx_d_arm
|
|
|
|
#define helper_gvec_fmla_idx_h helper_gvec_fmla_idx_h_arm
|
|
|
|
#define helper_gvec_fmla_idx_s helper_gvec_fmla_idx_s_arm
|
|
|
|
#define helper_gvec_fmla_idx_d helper_gvec_fmla_idx_d_arm
|
|
|
|
#define helper_gvec_uqadd_b helper_gvec_uqadd_b_arm
|
|
|
|
#define helper_gvec_uqadd_h helper_gvec_uqadd_h_arm
|
|
|
|
#define helper_gvec_uqadd_s helper_gvec_uqadd_s_arm
|
|
|
|
#define helper_gvec_sqadd_b helper_gvec_sqadd_b_arm
|
|
|
|
#define helper_gvec_sqadd_h helper_gvec_sqadd_h_arm
|
|
|
|
#define helper_gvec_sqadd_s helper_gvec_sqadd_s_arm
|
|
|
|
#define helper_gvec_uqsub_b helper_gvec_uqsub_b_arm
|
|
|
|
#define helper_gvec_uqsub_h helper_gvec_uqsub_h_arm
|
|
|
|
#define helper_gvec_uqsub_s helper_gvec_uqsub_s_arm
|
|
|
|
#define helper_gvec_sqsub_b helper_gvec_sqsub_b_arm
|
|
|
|
#define helper_gvec_sqsub_h helper_gvec_sqsub_h_arm
|
|
|
|
#define helper_gvec_sqsub_s helper_gvec_sqsub_s_arm
|
|
|
|
#define helper_gvec_uqadd_d helper_gvec_uqadd_d_arm
|
|
|
|
#define helper_gvec_uqsub_d helper_gvec_uqsub_d_arm
|
|
|
|
#define helper_gvec_sqadd_d helper_gvec_sqadd_d_arm
|
|
|
|
#define helper_gvec_sqsub_d helper_gvec_sqsub_d_arm
|
|
|
|
#define helper_gvec_fmlal_a32 helper_gvec_fmlal_a32_arm
|
|
|
|
#define helper_gvec_fmlal_a64 helper_gvec_fmlal_a64_arm
|
|
|
|
#define helper_gvec_fmlal_idx_a32 helper_gvec_fmlal_idx_a32_arm
|
|
|
|
#define helper_gvec_fmlal_idx_a64 helper_gvec_fmlal_idx_a64_arm
|
|
|
|
#define helper_gvec_sshl_b helper_gvec_sshl_b_arm
|
|
|
|
#define helper_gvec_sshl_h helper_gvec_sshl_h_arm
|
|
|
|
#define helper_gvec_ushl_b helper_gvec_ushl_b_arm
|
|
|
|
#define helper_gvec_ushl_h helper_gvec_ushl_h_arm
|
|
|
|
#define helper_gvec_pmul_b helper_gvec_pmul_b_arm
|
|
|
|
#define helper_gvec_pmull_q helper_gvec_pmull_q_arm
|
|
|
|
#define helper_neon_pmull_h helper_neon_pmull_h_arm
|
|
|
|
#define helper_vfp_get_fpscr helper_vfp_get_fpscr_arm
|
|
|
|
#define vfp_get_fpscr vfp_get_fpscr_arm
|
|
|
|
#define helper_vfp_set_fpscr helper_vfp_set_fpscr_arm
|
|
|
|
#define vfp_set_fpscr vfp_set_fpscr_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_adds helper_vfp_adds_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_addd helper_vfp_addd_arm
|
|
|
|
#define helper_vfp_subs helper_vfp_subs_arm
|
|
|
|
#define helper_vfp_subd helper_vfp_subd_arm
|
|
|
|
#define helper_vfp_muls helper_vfp_muls_arm
|
|
|
|
#define helper_vfp_muld helper_vfp_muld_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_divs helper_vfp_divs_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_divd helper_vfp_divd_arm
|
|
|
|
#define helper_vfp_mins helper_vfp_mins_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_mind helper_vfp_mind_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_maxs helper_vfp_maxs_arm
|
|
|
|
#define helper_vfp_maxd helper_vfp_maxd_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_minnums helper_vfp_minnums_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_minnumd helper_vfp_minnumd_arm
|
|
|
|
#define helper_vfp_maxnums helper_vfp_maxnums_arm
|
|
|
|
#define helper_vfp_maxnumd helper_vfp_maxnumd_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_negs helper_vfp_negs_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_negd helper_vfp_negd_arm
|
|
|
|
#define helper_vfp_abss helper_vfp_abss_arm
|
|
|
|
#define helper_vfp_absd helper_vfp_absd_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_sqrts helper_vfp_sqrts_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_sqrtd helper_vfp_sqrtd_arm
|
|
|
|
#define helper_vfp_cmps helper_vfp_cmps_arm
|
|
|
|
#define helper_vfp_cmpes helper_vfp_cmpes_arm
|
|
|
|
#define helper_vfp_cmpd helper_vfp_cmpd_arm
|
|
|
|
#define helper_vfp_cmped helper_vfp_cmped_arm
|
|
|
|
#define helper_vfp_sitoh helper_vfp_sitoh_arm
|
|
|
|
#define helper_vfp_tosih helper_vfp_tosih_arm
|
|
|
|
#define helper_vfp_tosizh helper_vfp_tosizh_arm
|
|
|
|
#define helper_vfp_sitos helper_vfp_sitos_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_tosis helper_vfp_tosis_arm
|
|
|
|
#define helper_vfp_tosizs helper_vfp_tosizs_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_sitod helper_vfp_sitod_arm
|
|
|
|
#define helper_vfp_tosid helper_vfp_tosid_arm
|
|
|
|
#define helper_vfp_tosizd helper_vfp_tosizd_arm
|
|
|
|
#define helper_vfp_uitoh helper_vfp_uitoh_arm
|
|
|
|
#define helper_vfp_touih helper_vfp_touih_arm
|
|
|
|
#define helper_vfp_touizh helper_vfp_touizh_arm
|
|
|
|
#define helper_vfp_uitos helper_vfp_uitos_arm
|
|
|
|
#define helper_vfp_touis helper_vfp_touis_arm
|
|
|
|
#define helper_vfp_touizs helper_vfp_touizs_arm
|
|
|
|
#define helper_vfp_uitod helper_vfp_uitod_arm
|
|
|
|
#define helper_vfp_touid helper_vfp_touid_arm
|
|
|
|
#define helper_vfp_touizd helper_vfp_touizd_arm
|
|
|
|
#define helper_vfp_fcvtds helper_vfp_fcvtds_arm
|
|
|
|
#define helper_vfp_fcvtsd helper_vfp_fcvtsd_arm
|
|
|
|
#define helper_vfp_shtod helper_vfp_shtod_arm
|
|
|
|
#define helper_vfp_toshd_round_to_zero helper_vfp_toshd_round_to_zero_arm
|
|
|
|
#define helper_vfp_toshd helper_vfp_toshd_arm
|
|
|
|
#define helper_vfp_sltod helper_vfp_sltod_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_tosld_round_to_zero helper_vfp_tosld_round_to_zero_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_tosld helper_vfp_tosld_arm
|
|
|
|
#define helper_vfp_sqtod helper_vfp_sqtod_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_tosqd helper_vfp_tosqd_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_uhtod helper_vfp_uhtod_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_touhd_round_to_zero helper_vfp_touhd_round_to_zero_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_touhd helper_vfp_touhd_arm
|
|
|
|
#define helper_vfp_ultod helper_vfp_ultod_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_tould_round_to_zero helper_vfp_tould_round_to_zero_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_tould helper_vfp_tould_arm
|
|
|
|
#define helper_vfp_uqtod helper_vfp_uqtod_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_touqd helper_vfp_touqd_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_shtos helper_vfp_shtos_arm
|
|
|
|
#define helper_vfp_toshs_round_to_zero helper_vfp_toshs_round_to_zero_arm
|
|
|
|
#define helper_vfp_toshs helper_vfp_toshs_arm
|
|
|
|
#define helper_vfp_sltos helper_vfp_sltos_arm
|
|
|
|
#define helper_vfp_tosls_round_to_zero helper_vfp_tosls_round_to_zero_arm
|
|
|
|
#define helper_vfp_tosls helper_vfp_tosls_arm
|
|
|
|
#define helper_vfp_sqtos helper_vfp_sqtos_arm
|
|
|
|
#define helper_vfp_tosqs helper_vfp_tosqs_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_uhtos helper_vfp_uhtos_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_touhs_round_to_zero helper_vfp_touhs_round_to_zero_arm
|
|
|
|
#define helper_vfp_touhs helper_vfp_touhs_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_ultos helper_vfp_ultos_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_touls_round_to_zero helper_vfp_touls_round_to_zero_arm
|
|
|
|
#define helper_vfp_touls helper_vfp_touls_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#define helper_vfp_uqtos helper_vfp_uqtos_arm
|
2021-10-03 17:14:44 +03:00
|
|
|
#define helper_vfp_touqs helper_vfp_touqs_arm
|
|
|
|
#define helper_vfp_sltoh helper_vfp_sltoh_arm
|
|
|
|
#define helper_vfp_ultoh helper_vfp_ultoh_arm
|
|
|
|
#define helper_vfp_sqtoh helper_vfp_sqtoh_arm
|
|
|
|
#define helper_vfp_uqtoh helper_vfp_uqtoh_arm
|
|
|
|
#define helper_vfp_toshh helper_vfp_toshh_arm
|
|
|
|
#define helper_vfp_touhh helper_vfp_touhh_arm
|
|
|
|
#define helper_vfp_toslh helper_vfp_toslh_arm
|
|
|
|
#define helper_vfp_toulh helper_vfp_toulh_arm
|
|
|
|
#define helper_vfp_tosqh helper_vfp_tosqh_arm
|
|
|
|
#define helper_vfp_touqh helper_vfp_touqh_arm
|
|
|
|
#define helper_set_rmode helper_set_rmode_arm
|
|
|
|
#define helper_set_neon_rmode helper_set_neon_rmode_arm
|
|
|
|
#define helper_vfp_fcvt_f16_to_f32 helper_vfp_fcvt_f16_to_f32_arm
|
|
|
|
#define helper_vfp_fcvt_f32_to_f16 helper_vfp_fcvt_f32_to_f16_arm
|
|
|
|
#define helper_vfp_fcvt_f16_to_f64 helper_vfp_fcvt_f16_to_f64_arm
|
|
|
|
#define helper_vfp_fcvt_f64_to_f16 helper_vfp_fcvt_f64_to_f16_arm
|
|
|
|
#define helper_recps_f32 helper_recps_f32_arm
|
|
|
|
#define helper_rsqrts_f32 helper_rsqrts_f32_arm
|
|
|
|
#define helper_recpe_f16 helper_recpe_f16_arm
|
|
|
|
#define helper_recpe_f32 helper_recpe_f32_arm
|
|
|
|
#define helper_recpe_f64 helper_recpe_f64_arm
|
|
|
|
#define helper_rsqrte_f16 helper_rsqrte_f16_arm
|
|
|
|
#define helper_rsqrte_f32 helper_rsqrte_f32_arm
|
|
|
|
#define helper_rsqrte_f64 helper_rsqrte_f64_arm
|
|
|
|
#define helper_recpe_u32 helper_recpe_u32_arm
|
|
|
|
#define helper_rsqrte_u32 helper_rsqrte_u32_arm
|
|
|
|
#define helper_vfp_muladds helper_vfp_muladds_arm
|
|
|
|
#define helper_vfp_muladdd helper_vfp_muladdd_arm
|
|
|
|
#define helper_rints_exact helper_rints_exact_arm
|
|
|
|
#define helper_rintd_exact helper_rintd_exact_arm
|
|
|
|
#define helper_rints helper_rints_arm
|
|
|
|
#define helper_rintd helper_rintd_arm
|
|
|
|
#define arm_rmode_to_sf arm_rmode_to_sf_arm
|
|
|
|
#define helper_fjcvtzs helper_fjcvtzs_arm
|
|
|
|
#define helper_vjcvt helper_vjcvt_arm
|
|
|
|
#define helper_frint32_s helper_frint32_s_arm
|
|
|
|
#define helper_frint64_s helper_frint64_s_arm
|
|
|
|
#define helper_frint32_d helper_frint32_d_arm
|
|
|
|
#define helper_frint64_d helper_frint64_d_arm
|
|
|
|
#define helper_check_hcr_el2_trap helper_check_hcr_el2_trap_arm
|
|
|
|
#define arm_reg_reset arm_reg_reset_arm
|
|
|
|
#define arm_reg_read arm_reg_read_arm
|
|
|
|
#define arm_reg_write arm_reg_write_arm
|
|
|
|
#define mla_op mla_op_arm
|
|
|
|
#define mls_op mls_op_arm
|
|
|
|
#define sshl_op sshl_op_arm
|
|
|
|
#define ushl_op ushl_op_arm
|
|
|
|
#define uqsub_op uqsub_op_arm
|
|
|
|
#define sqsub_op sqsub_op_arm
|
|
|
|
#define uqadd_op uqadd_op_arm
|
|
|
|
#define sqadd_op sqadd_op_arm
|
|
|
|
#define sli_op sli_op_arm
|
|
|
|
#define cmtst_op cmtst_op_arm
|
|
|
|
#define sri_op sri_op_arm
|
|
|
|
#define usra_op usra_op_arm
|
|
|
|
#define ssra_op ssra_op_arm
|
2015-08-21 10:04:50 +03:00
|
|
|
#endif
|