a8a506c390
Emulate a 3A5000 board use the new loongarch instruction. 3A5000 belongs to the Loongson3 series processors. The board consists of a 3A5000 cpu model and the virt bridge. The host 3A5000 board is really complicated and contains many functions.Now for the tcg softmmu mode only part functions are emulated. More detailed info you can see https://github.com/loongson/LoongArch-Documentation Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> Signed-off-by: Song Gao <gaosong@loongson.cn> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220606124333.2060567-31-yangxiaojuan@loongson.cn> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
35 lines
849 B
C
35 lines
849 B
C
#ifndef QEMU_ARCH_INIT_H
|
|
#define QEMU_ARCH_INIT_H
|
|
|
|
|
|
enum {
|
|
QEMU_ARCH_ALL = -1,
|
|
QEMU_ARCH_ALPHA = (1 << 0),
|
|
QEMU_ARCH_ARM = (1 << 1),
|
|
QEMU_ARCH_CRIS = (1 << 2),
|
|
QEMU_ARCH_I386 = (1 << 3),
|
|
QEMU_ARCH_M68K = (1 << 4),
|
|
QEMU_ARCH_MICROBLAZE = (1 << 6),
|
|
QEMU_ARCH_MIPS = (1 << 7),
|
|
QEMU_ARCH_PPC = (1 << 8),
|
|
QEMU_ARCH_S390X = (1 << 9),
|
|
QEMU_ARCH_SH4 = (1 << 10),
|
|
QEMU_ARCH_SPARC = (1 << 11),
|
|
QEMU_ARCH_XTENSA = (1 << 12),
|
|
QEMU_ARCH_OPENRISC = (1 << 13),
|
|
QEMU_ARCH_TRICORE = (1 << 16),
|
|
QEMU_ARCH_NIOS2 = (1 << 17),
|
|
QEMU_ARCH_HPPA = (1 << 18),
|
|
QEMU_ARCH_RISCV = (1 << 19),
|
|
QEMU_ARCH_RX = (1 << 20),
|
|
QEMU_ARCH_AVR = (1 << 21),
|
|
QEMU_ARCH_HEXAGON = (1 << 22),
|
|
QEMU_ARCH_LOONGARCH = (1 << 23),
|
|
};
|
|
|
|
extern const uint32_t arch_type;
|
|
|
|
void qemu_init_arch_modules(void);
|
|
|
|
#endif
|