Peter Maydell fd3ed96922 target-arm: Restrict AArch64 TLB flushes to the MMU indexes they must touch
Now we have the ability to flush the TLB only for specific MMU indexes,
update the AArch64 TLB maintenance instruction implementations to only
flush the parts of the TLB they need to, rather than doing full flushes.

We take the opportunity to remove some duplicate functions (the per-asid
tlb ops work like the non-per-asid ones because we don't support
flushing a TLB only by ASID) and to bring the function names in line
with the architectural TLBI operation names.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-id: 1439548879-1972-4-git-send-email-peter.maydell@linaro.org
2015-08-25 16:18:33 +01:00
2015-07-08 13:11:01 +02:00
2015-08-14 09:51:31 -04:00
2015-08-18 17:06:41 +01:00
2015-07-24 13:57:44 +02:00
2015-08-18 17:06:41 +01:00
2015-07-27 22:44:47 +03:00
2015-08-14 23:40:32 +02:00
2015-08-14 23:40:32 +02:00
2015-07-07 09:22:40 +01:00
2015-07-27 22:44:47 +03:00
2015-08-19 16:29:53 +01:00
2015-07-27 22:44:47 +03:00
2015-07-24 13:57:45 +02:00
2015-07-24 13:57:45 +02:00
2015-07-24 13:57:45 +02:00
2015-08-19 16:29:53 +01:00
2015-08-11 23:15:55 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%