98670d47cd
The MC68040 MMU provides the size of the access that triggers the page fault. This size is set in the Special Status Word which is written in the stack frame of the access fault exception. So we need the size in m68k_cpu_unassigned_access() and m68k_cpu_handle_mmu_fault(). To be able to do that, this patch modifies the prototype of handle_mmu_fault handler, tlb_fill() and probe_write(). do_unassigned_access() already includes a size parameter. This patch also updates handle_mmu_fault handlers and tlb_fill() of all targets (only parameter, no code change). Signed-off-by: Laurent Vivier <laurent@vivier.eu> Reviewed-by: David Hildenbrand <david@redhat.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20180118193846.24953-2-laurent@vivier.eu>
138 lines
3.8 KiB
C
138 lines
3.8 KiB
C
/*
|
|
* HPPA emulation cpu helpers for qemu.
|
|
*
|
|
* Copyright (c) 2016 Richard Henderson <rth@twiddle.net>
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
|
|
#include "cpu.h"
|
|
#include "exec/exec-all.h"
|
|
#include "fpu/softfloat.h"
|
|
#include "exec/helper-proto.h"
|
|
|
|
target_ulong cpu_hppa_get_psw(CPUHPPAState *env)
|
|
{
|
|
target_ulong psw;
|
|
|
|
/* Fold carry bits down to 8 consecutive bits. */
|
|
/* ??? Needs tweaking for hppa64. */
|
|
/* .......b...c...d...e...f...g...h */
|
|
psw = (env->psw_cb >> 4) & 0x01111111;
|
|
/* .......b..bc..cd..de..ef..fg..gh */
|
|
psw |= psw >> 3;
|
|
/* .............bcd............efgh */
|
|
psw |= (psw >> 6) & 0x000f000f;
|
|
/* .........................bcdefgh */
|
|
psw |= (psw >> 12) & 0xf;
|
|
psw |= env->psw_cb_msb << 7;
|
|
psw <<= 8;
|
|
|
|
psw |= env->psw_n << 21;
|
|
psw |= (env->psw_v < 0) << 17;
|
|
|
|
return psw;
|
|
}
|
|
|
|
void cpu_hppa_put_psw(CPUHPPAState *env, target_ulong psw)
|
|
{
|
|
target_ulong cb = 0;
|
|
|
|
env->psw_n = (psw >> 21) & 1;
|
|
env->psw_v = -((psw >> 17) & 1);
|
|
env->psw_cb_msb = (psw >> 15) & 1;
|
|
|
|
cb |= ((psw >> 14) & 1) << 28;
|
|
cb |= ((psw >> 13) & 1) << 24;
|
|
cb |= ((psw >> 12) & 1) << 20;
|
|
cb |= ((psw >> 11) & 1) << 16;
|
|
cb |= ((psw >> 10) & 1) << 12;
|
|
cb |= ((psw >> 9) & 1) << 8;
|
|
cb |= ((psw >> 8) & 1) << 4;
|
|
env->psw_cb = cb;
|
|
}
|
|
|
|
int hppa_cpu_handle_mmu_fault(CPUState *cs, vaddr address, int size,
|
|
int rw, int mmu_idx)
|
|
{
|
|
HPPACPU *cpu = HPPA_CPU(cs);
|
|
|
|
cs->exception_index = EXCP_SIGSEGV;
|
|
cpu->env.ior = address;
|
|
return 1;
|
|
}
|
|
|
|
void hppa_cpu_do_interrupt(CPUState *cs)
|
|
{
|
|
HPPACPU *cpu = HPPA_CPU(cs);
|
|
CPUHPPAState *env = &cpu->env;
|
|
int i = cs->exception_index;
|
|
|
|
if (qemu_loglevel_mask(CPU_LOG_INT)) {
|
|
static int count;
|
|
const char *name = "<unknown>";
|
|
|
|
switch (i) {
|
|
case EXCP_SYSCALL:
|
|
name = "syscall";
|
|
break;
|
|
case EXCP_SIGSEGV:
|
|
name = "sigsegv";
|
|
break;
|
|
case EXCP_SIGILL:
|
|
name = "sigill";
|
|
break;
|
|
case EXCP_SIGFPE:
|
|
name = "sigfpe";
|
|
break;
|
|
}
|
|
qemu_log("INT %6d: %s ia_f=" TARGET_FMT_lx "\n",
|
|
++count, name, env->iaoq_f);
|
|
}
|
|
cs->exception_index = -1;
|
|
}
|
|
|
|
bool hppa_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
|
{
|
|
abort();
|
|
return false;
|
|
}
|
|
|
|
void hppa_cpu_dump_state(CPUState *cs, FILE *f,
|
|
fprintf_function cpu_fprintf, int flags)
|
|
{
|
|
HPPACPU *cpu = HPPA_CPU(cs);
|
|
CPUHPPAState *env = &cpu->env;
|
|
int i;
|
|
|
|
cpu_fprintf(f, "IA_F " TARGET_FMT_lx
|
|
" IA_B " TARGET_FMT_lx
|
|
" PSW " TARGET_FMT_lx
|
|
" [N:" TARGET_FMT_ld " V:%d"
|
|
" CB:" TARGET_FMT_lx "]\n ",
|
|
env->iaoq_f, env->iaoq_b, cpu_hppa_get_psw(env),
|
|
env->psw_n, env->psw_v < 0,
|
|
((env->psw_cb >> 4) & 0x01111111) | (env->psw_cb_msb << 28));
|
|
for (i = 1; i < 32; i++) {
|
|
cpu_fprintf(f, "GR%02d " TARGET_FMT_lx " ", i, env->gr[i]);
|
|
if ((i % 4) == 3) {
|
|
cpu_fprintf(f, "\n");
|
|
}
|
|
}
|
|
|
|
/* ??? FR */
|
|
}
|