43888c2f18
stimecmp allows the supervisor mode to update stimecmp CSR directly to program the next timer interrupt. This CSR is part of the Sstc extension which was ratified recently. Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Atish Patra <atishp@rivosinc.com> Message-Id: <20220824221357.41070-3-atishp@rivosinc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
31 lines
1004 B
C
31 lines
1004 B
C
/*
|
|
* RISC-V timer header file.
|
|
*
|
|
* Copyright (c) 2022 Rivos Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef RISCV_TIME_HELPER_H
|
|
#define RISCV_TIME_HELPER_H
|
|
|
|
#include "cpu.h"
|
|
#include "qemu/timer.h"
|
|
|
|
void riscv_timer_write_timecmp(RISCVCPU *cpu, QEMUTimer *timer,
|
|
uint64_t timecmp, uint64_t delta,
|
|
uint32_t timer_irq);
|
|
void riscv_timer_init(RISCVCPU *cpu);
|
|
|
|
#endif
|