fa71b4f84f
This is the value that is supported by both PA-8500 and Astro. If we support a larger address space than expected, we trip up software that did not fill in all of the page table bits, expecting them to be ignored. Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
25 lines
581 B
C
25 lines
581 B
C
/*
|
|
* PA-RISC cpu parameters for qemu.
|
|
*
|
|
* Copyright (c) 2016 Richard Henderson <rth@twiddle.net>
|
|
* SPDX-License-Identifier: LGPL-2.0+
|
|
*/
|
|
|
|
#ifndef HPPA_CPU_PARAM_H
|
|
#define HPPA_CPU_PARAM_H
|
|
|
|
#define TARGET_LONG_BITS 64
|
|
|
|
#if defined(CONFIG_USER_ONLY) && defined(TARGET_ABI32)
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 32
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|
#else
|
|
/* ??? PA-8000 through 8600 have 40 bits; PA-8700 and 8900 have 44 bits. */
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 40
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 64
|
|
#endif
|
|
|
|
#define TARGET_PAGE_BITS 12
|
|
|
|
#endif
|