fadefada4d
The AST2600 timer replaces control register 2 with a interrupt status register. It is set by hardware when an IRQ occurs and cleared by software. Modify the vmstate version to take into account the new fields. Based on previous work from Joel Stanley. Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Joel Stanley <joel@jms.id.au> Message-id: 20190925143248.10000-8-clg@kaod.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org> |
||
---|---|---|
.. | ||
a9gtimer.h | ||
allwinner-a10-pit.h | ||
arm_mptimer.h | ||
armv7m_systick.h | ||
aspeed_rtc.h | ||
aspeed_timer.h | ||
cmsdk-apb-dualtimer.h | ||
cmsdk-apb-timer.h | ||
digic-timer.h | ||
hpet.h | ||
i8254_internal.h | ||
i8254.h | ||
imx_epit.h | ||
imx_gpt.h | ||
m48t59.h | ||
mc146818rtc_regs.h | ||
mc146818rtc.h | ||
mips_gictimer.h | ||
mss-timer.h | ||
nrf51_timer.h | ||
pl031.h | ||
stm32f2xx_timer.h | ||
sun4v-rtc.h | ||
xlnx-zynqmp-rtc.h |