Philippe Mathieu-Daudé 18460b3781 target/mips: Fix TX79 LQ/SQ opcodes ... The base register address offset is *signed*. Cc: qemu-stable@nongnu.org Fixes: aaaa82a9f9 ("target/mips/tx79: Introduce LQ opcode (Load Quadword)") Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20230914090447.12557-1-philmd@linaro.org> (cherry picked from commit 18f86aecd6) Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>		2023-11-19 21:15:23 +03:00
..
sysemu	target/mips: Move CP0 helpers to sysemu/cp0.c	2021-05-02 16:49:35 +02:00
tcg	target/mips: Fix TX79 LQ/SQ opcodes	2023-11-19 21:15:23 +03:00
cpu-defs.c.inc	target/mips: Disable DSP ASE for Octeon68XX	2022-11-08 01:04:25 +01:00
cpu-param.h	Normalize header guard symbol definition	2022-05-11 16:50:26 +02:00
cpu-qom.h	target: Introduce and use OBJECT_DECLARE_CPU_TYPE() macro	2022-03-06 22:23:09 +01:00
cpu.c	target/mips: Set CP0St_{KX, SX, UX} for Loongson-2F	2022-11-08 01:04:25 +01:00
cpu.h	target/mips: Use an exception for semihosting	2022-06-28 10:13:42 +05:30
fpu_helper.h	target/mips: Set set_default_nan_mode with set_snan_bit_is_one	2021-05-16 07:13:51 -05:00
fpu.c	target/mips: Optimize CPU/FPU regnames[] arrays	2021-05-02 16:49:34 +02:00
gdbstub.c	target/mips: Extract FPU helpers to 'fpu_helper.h'	2021-01-14 17:13:53 +01:00
helper.h	target/mips: Extract NEC Vr54xx helper definitions	2021-08-25 13:02:14 +02:00
internal.h	MIPS patches queue	2022-03-09 09:13:39 +00:00
Kconfig	meson: Introduce target-specific Kconfig	2021-07-09 18:21:34 +02:00
kvm_mips.h	kvm: Introduce kvm_arch_get_default_type hook	2023-09-11 10:53:50 +03:00
kvm.c	kvm: Introduce kvm_arch_get_default_type hook	2023-09-11 10:53:50 +03:00
meson.build	target/mips: Move TCG source files under tcg/ sub directory	2021-05-02 16:49:35 +02:00
mips-defs.h	target/mips: introduce decodetree structure for Cavium Octeon extension	2022-07-12 22:30:09 +02:00
msa.c	target/mips: Move msa_reset() to new source file	2021-05-02 16:49:34 +02:00