44ae04f032
Normally there are at least two sh_serial instances. Add device id to trace messages to make it clear which instance they belong to otherwise its not possible to tell which serial device is accessed. Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <cc1f9ff9f4259ae799750e452f8871849c7a104c.1635541329.git.balaton@eik.bme.hu> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
108 lines
6.8 KiB
Plaintext
108 lines
6.8 KiB
Plaintext
# See docs/devel/tracing.rst for syntax documentation.
|
|
|
|
# parallel.c
|
|
parallel_ioport_read(const char *desc, uint16_t addr, uint8_t value) "read [%s] addr 0x%02x val 0x%02x"
|
|
parallel_ioport_write(const char *desc, uint16_t addr, uint8_t value) "write [%s] addr 0x%02x val 0x%02x"
|
|
|
|
# serial.c
|
|
serial_read(uint16_t addr, uint8_t value) "read addr 0x%02x val 0x%02x"
|
|
serial_write(uint16_t addr, uint8_t value) "write addr 0x%02x val 0x%02x"
|
|
serial_update_parameters(uint64_t baudrate, char parity, int data_bits, int stop_bits) "baudrate=%"PRIu64" parity='%c' data=%d stop=%d"
|
|
|
|
# virtio-serial-bus.c
|
|
virtio_serial_send_control_event(unsigned int port, uint16_t event, uint16_t value) "port %u, event %u, value %u"
|
|
virtio_serial_throttle_port(unsigned int port, bool throttle) "port %u, throttle %d"
|
|
virtio_serial_handle_control_message(uint16_t event, uint16_t value) "event %u, value %u"
|
|
virtio_serial_handle_control_message_port(unsigned int port) "port %u"
|
|
|
|
# virtio-console.c
|
|
virtio_console_flush_buf(unsigned int port, size_t len, ssize_t ret) "port %u, in_len %zu, out_len %zd"
|
|
virtio_console_chr_read(unsigned int port, int size) "port %u, size %d"
|
|
virtio_console_chr_event(unsigned int port, int event) "port %u, event %d"
|
|
|
|
# goldfish_tty.c
|
|
goldfish_tty_read(void *dev, unsigned int addr, unsigned int size, uint64_t value) "tty: %p reg: 0x%02x size: %d value: 0x%"PRIx64
|
|
goldfish_tty_write(void *dev, unsigned int addr, unsigned int size, uint64_t value) "tty: %p reg: 0x%02x size: %d value: 0x%"PRIx64
|
|
goldfish_tty_can_receive(void *dev, unsigned int available) "tty: %p available: %u"
|
|
goldfish_tty_receive(void *dev, unsigned int size) "tty: %p size: %u"
|
|
goldfish_tty_reset(void *dev) "tty: %p"
|
|
goldfish_tty_realize(void *dev) "tty: %p"
|
|
goldfish_tty_unrealize(void *dev) "tty: %p"
|
|
goldfish_tty_instance_init(void *dev) "tty: %p"
|
|
|
|
# grlib_apbuart.c
|
|
grlib_apbuart_event(int event) "event:%d"
|
|
grlib_apbuart_writel_unknown(uint64_t addr, uint32_t value) "addr 0x%"PRIx64" value 0x%x"
|
|
grlib_apbuart_readl_unknown(uint64_t addr) "addr 0x%"PRIx64
|
|
|
|
# escc.c
|
|
escc_hard_reset(void) "hard reset"
|
|
escc_soft_reset_chn(char channel) "soft reset channel %c"
|
|
escc_put_queue(char channel, int b) "channel %c put: 0x%02x"
|
|
escc_get_queue(char channel, int val) "channel %c get 0x%02x"
|
|
escc_update_irq(int irq) "IRQ = %d"
|
|
escc_update_parameters(char channel, int speed, int parity, int data_bits, int stop_bits) "channel %c: speed=%d parity=%c data=%d stop=%d"
|
|
escc_mem_writeb_ctrl(char channel, uint32_t reg, uint32_t val) "Write channel %c, reg[%d] = 0x%2.2x"
|
|
escc_mem_writeb_data(char channel, uint32_t val) "Write channel %c, ch %d"
|
|
escc_mem_readb_ctrl(char channel, uint32_t reg, uint8_t val) "Read channel %c, reg[%d] = 0x%2.2x"
|
|
escc_mem_readb_data(char channel, uint32_t ret) "Read channel %c, ch %d"
|
|
escc_serial_receive_byte(char channel, int ch) "channel %c put ch %d"
|
|
escc_sunkbd_event_in(int ch, const char *name, int down) "QKeyCode 0x%2.2x [%s], down %d"
|
|
escc_sunkbd_event_out(int ch) "Translated keycode 0x%2.2x"
|
|
escc_kbd_command(int val) "Command %d"
|
|
escc_sunmouse_event(int dx, int dy, int buttons_state) "dx=%d dy=%d buttons=0x%01x"
|
|
|
|
# pl011.c
|
|
pl011_irq_state(int level) "irq state %d"
|
|
pl011_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
|
|
pl011_read_fifo(int read_count) "FIFO read, read_count now %d"
|
|
pl011_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
|
|
pl011_can_receive(uint32_t lcr, int read_count, int r) "LCR 0x%08x read_count %d returning %d"
|
|
pl011_put_fifo(uint32_t c, int read_count) "new char 0x%x read_count now %d"
|
|
pl011_put_fifo_full(void) "FIFO now full, RXFF set"
|
|
pl011_baudrate_change(unsigned int baudrate, uint64_t clock, uint32_t ibrd, uint32_t fbrd) "new baudrate %u (clk: %" PRIu64 "hz, ibrd: %" PRIu32 ", fbrd: %" PRIu32 ")"
|
|
|
|
# cmsdk-apb-uart.c
|
|
cmsdk_apb_uart_read(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB UART read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
|
|
cmsdk_apb_uart_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB UART write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
|
|
cmsdk_apb_uart_reset(void) "CMSDK APB UART: reset"
|
|
cmsdk_apb_uart_receive(uint8_t c) "CMSDK APB UART: got character 0x%x from backend"
|
|
cmsdk_apb_uart_tx_pending(void) "CMSDK APB UART: character send to backend pending"
|
|
cmsdk_apb_uart_tx(uint8_t c) "CMSDK APB UART: character 0x%x sent to backend"
|
|
cmsdk_apb_uart_set_params(int speed) "CMSDK APB UART: params set to %d 8N1"
|
|
|
|
# nrf51_uart.c
|
|
nrf51_uart_read(uint64_t addr, uint64_t r, unsigned int size) "addr 0x%" PRIx64 " value 0x%" PRIx64 " size %u"
|
|
nrf51_uart_write(uint64_t addr, uint64_t value, unsigned int size) "addr 0x%" PRIx64 " value 0x%" PRIx64 " size %u"
|
|
|
|
# shakti_uart.c
|
|
shakti_uart_read(uint64_t addr, uint16_t r, unsigned int size) "addr 0x%" PRIx64 " value 0x%" PRIx16 " size %u"
|
|
shakti_uart_write(uint64_t addr, uint64_t value, unsigned int size) "addr 0x%" PRIx64 " value 0x%" PRIx64 " size %u"
|
|
|
|
# exynos4210_uart.c
|
|
exynos_uart_dmabusy(uint32_t channel) "UART%d: DMA busy (Rx buffer empty)"
|
|
exynos_uart_dmaready(uint32_t channel) "UART%d: DMA ready"
|
|
exynos_uart_irq_raised(uint32_t channel, uint32_t reg) "UART%d: IRQ raised: 0x%08"PRIx32
|
|
exynos_uart_irq_lowered(uint32_t channel) "UART%d: IRQ lowered"
|
|
exynos_uart_update_params(uint32_t channel, int speed, uint8_t parity, int data, int stop, uint64_t wordtime) "UART%d: speed: %d, parity: %c, data bits: %d, stop bits: %d wordtime: %"PRId64"ns"
|
|
exynos_uart_write(uint32_t channel, uint32_t offset, const char *name, uint64_t val) "UART%d: <0x%04x> %s <- 0x%" PRIx64
|
|
exynos_uart_read(uint32_t channel, uint32_t offset, const char *name, uint64_t val) "UART%d: <0x%04x> %s -> 0x%" PRIx64
|
|
exynos_uart_rx_fifo_reset(uint32_t channel) "UART%d: Rx FIFO Reset"
|
|
exynos_uart_tx_fifo_reset(uint32_t channel) "UART%d: Tx FIFO Reset"
|
|
exynos_uart_tx(uint32_t channel, uint8_t ch) "UART%d: Tx 0x%02"PRIx32
|
|
exynos_uart_intclr(uint32_t channel, uint32_t reg) "UART%d: interrupts cleared: 0x%08"PRIx32
|
|
exynos_uart_ro_write(uint32_t channel, const char *name, uint32_t reg) "UART%d: Trying to write into RO register: %s [0x%04"PRIx32"]"
|
|
exynos_uart_rx(uint32_t channel, uint8_t ch) "UART%d: Rx 0x%02"PRIx32
|
|
exynos_uart_rx_error(uint32_t channel) "UART%d: Rx error"
|
|
exynos_uart_wo_read(uint32_t channel, const char *name, uint32_t reg) "UART%d: Trying to read from WO register: %s [0x%04"PRIx32"]"
|
|
exynos_uart_rxsize(uint32_t channel, uint32_t size) "UART%d: Rx FIFO size: %d"
|
|
exynos_uart_channel_error(uint32_t channel) "Wrong UART channel number: %d"
|
|
exynos_uart_rx_timeout(uint32_t channel, uint32_t stat, uint32_t intsp) "UART%d: Rx timeout stat=0x%x intsp=0x%x"
|
|
|
|
# cadence_uart.c
|
|
cadence_uart_baudrate(unsigned baudrate) "baudrate %u"
|
|
|
|
# sh_serial.c
|
|
sh_serial_read(char *id, unsigned size, uint64_t offs, uint64_t val) " %s size %d offs 0x%02" PRIx64 " -> 0x%02" PRIx64
|
|
sh_serial_write(char *id, unsigned size, uint64_t offs, uint64_t val) "%s size %d offs 0x%02" PRIx64 " <- 0x%02" PRIx64
|