e6b4e5f479
On e500 we're basically guaranteed to have 36bits of physical address space available for our enjoyment. Older chips (like the mpc8544) only had 32bits, but everything from e500v2 onwards bumped it up. It's reasonably safe to assume that if you're using the PV machine, your guest kernel is configured to support 36bit physical address space. So in order to support more guest RAM, we can move CCSR and other MMIO windows right below the end of our 36bit address space, just like later SoC versions of e500 do. With this patch, I'm able to successfully spawn an e500 VM with -m 48G. Signed-off-by: Alexander Graf <agraf@suse.de>
72 lines
2.1 KiB
C
72 lines
2.1 KiB
C
/*
|
|
* Generic device-tree-driven paravirt PPC e500 platform
|
|
*
|
|
* Copyright 2012 Freescale Semiconductor, Inc.
|
|
*
|
|
* This is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include "config.h"
|
|
#include "qemu-common.h"
|
|
#include "e500.h"
|
|
#include "hw/boards.h"
|
|
#include "sysemu/device_tree.h"
|
|
#include "hw/pci/pci.h"
|
|
#include "hw/ppc/openpic.h"
|
|
#include "kvm_ppc.h"
|
|
|
|
static void e500plat_fixup_devtree(PPCE500Params *params, void *fdt)
|
|
{
|
|
const char model[] = "QEMU ppce500";
|
|
const char compatible[] = "fsl,qemu-e500";
|
|
|
|
qemu_fdt_setprop(fdt, "/", "model", model, sizeof(model));
|
|
qemu_fdt_setprop(fdt, "/", "compatible", compatible,
|
|
sizeof(compatible));
|
|
}
|
|
|
|
static void e500plat_init(MachineState *machine)
|
|
{
|
|
PPCE500Params params = {
|
|
.pci_first_slot = 0x1,
|
|
.pci_nr_slots = PCI_SLOT_MAX - 1,
|
|
.fixup_devtree = e500plat_fixup_devtree,
|
|
.mpic_version = OPENPIC_MODEL_FSL_MPIC_42,
|
|
.has_mpc8xxx_gpio = true,
|
|
.has_platform_bus = true,
|
|
.platform_bus_base = 0xf00000000ULL,
|
|
.platform_bus_size = (128ULL * 1024 * 1024),
|
|
.platform_bus_first_irq = 5,
|
|
.platform_bus_num_irqs = 10,
|
|
.ccsrbar_base = 0xFE0000000ULL,
|
|
.pci_pio_base = 0xFE1000000ULL,
|
|
.spin_base = 0xFEF000000ULL,
|
|
};
|
|
|
|
/* Older KVM versions don't support EPR which breaks guests when we announce
|
|
MPIC variants that support EPR. Revert to an older one for those */
|
|
if (kvm_enabled() && !kvmppc_has_cap_epr()) {
|
|
params.mpic_version = OPENPIC_MODEL_FSL_MPIC_20;
|
|
}
|
|
|
|
ppce500_init(machine, ¶ms);
|
|
}
|
|
|
|
static QEMUMachine e500plat_machine = {
|
|
.name = "ppce500",
|
|
.desc = "generic paravirt e500 platform",
|
|
.init = e500plat_init,
|
|
.max_cpus = 32,
|
|
.has_dynamic_sysbus = true,
|
|
};
|
|
|
|
static void e500plat_machine_init(void)
|
|
{
|
|
qemu_register_machine(&e500plat_machine);
|
|
}
|
|
|
|
machine_init(e500plat_machine_init);
|