9ae1329ee2
This is a model of the PCIe Host Bridge (PHB3) found on a POWER8 processor. It includes the PowerBus logic interface (PBCQ), IOMMU support, a single PCIe Gen.3 Root Complex, and support for MSI and LSI interrupt sources as found on a POWER8 system using the XICS interrupt controller. The POWER8 processor comes in different flavors: Venice, Murano, Naple, each having a different number of PHBs. To make things simpler, the models provides 3 PHB3 per chip. Some platforms, like the Firestone, can also couple PHBs on the first chip to provide more bandwidth but this is too specific to model in QEMU. XICS requires some adjustment to support the PHB3 MSI. The changes are provided here but they could be decoupled in prereq patches. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20200127144506.11132-3-clg@kaod.org> [dwg: Use device_class_set_props()] Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
25 lines
856 B
Makefile
25 lines
856 B
Makefile
common-obj-$(CONFIG_PAM) += pam.o
|
|
|
|
# PPC devices
|
|
common-obj-$(CONFIG_PREP_PCI) += prep.o
|
|
common-obj-$(CONFIG_GRACKLE_PCI) += grackle.o
|
|
# NewWorld PowerMac
|
|
common-obj-$(CONFIG_UNIN_PCI) += uninorth.o
|
|
# PowerPC E500 boards
|
|
common-obj-$(CONFIG_PPCE500_PCI) += ppce500.o
|
|
|
|
# ARM devices
|
|
common-obj-$(CONFIG_VERSATILE_PCI) += versatile.o
|
|
|
|
common-obj-$(CONFIG_PCI_SABRE) += sabre.o
|
|
common-obj-$(CONFIG_FULONG) += bonito.o
|
|
common-obj-$(CONFIG_PCI_I440FX) += i440fx.o
|
|
common-obj-$(CONFIG_XEN_IGD_PASSTHROUGH) += xen_igd_pt.o
|
|
common-obj-$(CONFIG_PCI_EXPRESS_Q35) += q35.o
|
|
common-obj-$(CONFIG_PCI_EXPRESS_GENERIC_BRIDGE) += gpex.o
|
|
common-obj-$(CONFIG_PCI_EXPRESS_XILINX) += xilinx-pcie.o
|
|
|
|
common-obj-$(CONFIG_PCI_EXPRESS_DESIGNWARE) += designware.o
|
|
obj-$(CONFIG_POWERNV) += pnv_phb4.o pnv_phb4_pec.o
|
|
obj-$(CONFIG_POWERNV) += pnv_phb3.o pnv_phb3_msi.o pnv_phb3_pbcq.o
|