mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
e3fb55f065
qemu/hw/mips
History
BALATON Zoltan 3dc31cb849 vt82c686: Move creation of ISA devices to the ISA bridge 
Currently the ISA devices that are part of the VIA south bridge,
superio chip are wired up by board code. Move creation of these ISA
devices to the VIA ISA bridge model so that board code does not need
to access ISA bus. This also allows vt82c686b-superio to be made
internal to vt82c686 which allows implementing its configuration via
registers in subseqent commits.

Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <bf9400cc8e4ddd3129aa5678de4d3cf38384805f.1610223397.git.balaton@eik.bme.hu>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
2021-02-21 19:42:34 +01:00
..
bootloader.c hw/mips: Add a bootloader helper 2021-02-21 18:41:04 +01:00
boston.c hw/mips/boston: Use bootloader helper to set GCRs 2021-02-21 18:41:46 +01:00
cps.c target/mips: Introduce ase_mt_available() helper 2020-12-13 20:26:02 +01:00
fuloong2e.c vt82c686: Move creation of ISA devices to the ISA bridge 2021-02-21 19:42:34 +01:00
fw_cfg.c hw/mips: Implement fw_cfg_arch_key_name() 2021-01-04 23:32:27 +01:00
fw_cfg.h hw/mips: Implement fw_cfg_arch_key_name() 2021-01-04 23:32:27 +01:00
gt64xxx_pci.c hw: Use the PCI_SLOT() macro from 'hw/pci/pci.h' 2021-01-04 23:24:44 +01:00
jazz.c cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass 2021-02-05 10:24:15 -10:00
Kconfig hw/mips: Add Loongson-3 machine support 2021-01-04 23:36:03 +01:00
loongson3_bootp.c hw/mips: Add Loongson-3 boot parameter helpers 2021-01-04 23:33:38 +01:00
loongson3_bootp.h hw/mips: loongson3: Drop 'struct MemmapEntry' 2021-02-21 14:22:09 +01:00
loongson3_virt.c hw/mips: loongson3: Drop 'struct MemmapEntry' 2021-02-21 14:22:09 +01:00
malta.c hw/mips: Use address translation helper to handle ENVP_ADDR 2021-01-04 23:36:03 +01:00
meson.build hw/mips: Add a bootloader helper 2021-02-21 18:41:04 +01:00
mips_int.c hw/mips: Add CPU IRQ3 delivery for KVM 2020-06-01 13:28:21 +02:00
mipssim.c hw/mips: Make bootloader addresses unsigned 2021-01-04 23:36:03 +01:00
trace-events trace-events: Fix attribution of trace points to source 2020-09-09 17:17:58 +01:00
trace.h trace: switch position of headers to what Meson requires 2020-08-21 06:18:24 -04:00