Peter Maydell
553cf5d7c4
target-arm queue:
* hw/arm/aspeed: improve QOM usage
* hw/misc/pca9552: trace GPIO change events
* target/arm: Implement ARMv8.5-MemTag for system emulation
-----BEGIN PGP SIGNATURE-----
iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAl72EJcZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3pFyEACkbCVp4G+L5152dVbuACEM
pIIINMusEj8Liyx9HRv6K0QnK2+Vd9OITx0lzxER36FrHumgDEXtjWOTJnnJiUbM
wCLsVuSMybh01UtyI6bDyl0H8wb5uctrnow/UKQTOAPaucQQoss6Wq17z5xJ/gKT
aNDW4rPrAfdqAWbd/Pd4Z2YMaI3JzUDofj4ea5kcmYZI8lP7nfGI+nVgC02a8S7z
GVAxhLmTIXBMJDiwBQcW33qiUQOhVvEZWo2u72uTb8eTRhHz4lsVSm6VnHZCCaXN
Q1lIknJWYhN/g3JE/2RQZXEV4f8imjUau3j+U6CZmftD/kYU9a9CInX0feP3Tjb1
OCfNezvtD6KLXsJmYsrqjOe0FwJFck2gWcesamr7WJ3lzLI/V3VDmRahwc7hwp4o
29F5cJ3uhICVDTrDyGQ4rW7qhDaoeqo6F+kwPI1cmiGexDUPhDyIQ1UwGRkSRllN
scWeTyET6aI7AB1iwYitJZ6wQ3fmymZYhbZa0BMPVn4U/pV58uMhNQ9MZ1K+g7NQ
/d24jWSmZFyhGqqKaXSlFFTDon4rglov2JgXcsktrfG5GAzjKgXaFtnqE4qURiJ3
0MRzc/s6WcMWvy1adBbZNwgFWx1KIZuW8eXn6o8Ghpl+X/4y1zCEkMPJyFCgQr59
lp3WtCOCzGOOKP0T/slNyg==
=uHRc
-----END PGP SIGNATURE-----
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200626' into staging
target-arm queue:
* hw/arm/aspeed: improve QOM usage
* hw/misc/pca9552: trace GPIO change events
* target/arm: Implement ARMv8.5-MemTag for system emulation
# gpg: Signature made Fri 26 Jun 2020 16:13:27 BST
# gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg: issuer "peter.maydell@linaro.org"
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@gmail.com>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate]
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE
* remotes/pmaydell/tags/pull-target-arm-20200626: (57 commits)
target/arm: Enable MTE
target/arm: Add allocation tag storage for system mode
target/arm: Create tagged ram when MTE is enabled
target/arm: Cache the Tagged bit for a page in MemTxAttrs
target/arm: Always pass cacheattr to get_phys_addr
target/arm: Set PSTATE.TCO on exception entry
target/arm: Implement data cache set allocation tags
target/arm: Complete TBI clearing for user-only for SVE
target/arm: Add mte helpers for sve scatter/gather memory ops
target/arm: Handle TBI for sve scalar + int memory ops
target/arm: Add mte helpers for sve scalar + int ff/nf loads
target/arm: Add mte helpers for sve scalar + int stores
target/arm: Add mte helpers for sve scalar + int loads
target/arm: Add arm_tlb_bti_gp
target/arm: Tidy trans_LD1R_zpri
target/arm: Use mte_check1 for sve LD1R
target/arm: Use mte_checkN for sve unpredicated stores
target/arm: Use mte_checkN for sve unpredicated loads
target/arm: Add helper_mte_check_zva
target/arm: Implement helper_mte_checkN
...
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2020-06-26 18:22:36 +01:00
..
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-26 14:30:28 +01:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-02-20 14:47:08 +01:00
2020-04-03 19:23:37 +01:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-23 16:07:07 +02:00
2020-06-16 13:36:31 +01:00
2020-06-16 13:36:31 +01:00
2020-06-16 13:36:31 +01:00
2020-06-16 13:36:31 +01:00
2020-06-15 22:06:04 +02:00
2020-03-05 16:09:14 +00:00
2020-06-15 22:06:04 +02:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:06:04 +02:00
2020-06-23 11:39:47 +01:00
2020-06-15 22:06:04 +02:00
2020-03-17 15:18:46 +01:00
2020-03-12 16:27:33 +00:00
2020-06-23 16:07:07 +02:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:06:04 +02:00
2020-06-23 11:39:47 +01:00
2020-06-23 11:39:47 +01:00
2020-06-15 22:06:04 +02:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:06:04 +02:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:05:28 +02:00
2020-03-17 15:18:46 +01:00
2020-06-23 16:07:07 +02:00
2020-03-17 15:18:46 +01:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:05:28 +02:00
2020-06-23 16:07:07 +02:00
2020-06-23 11:39:47 +01:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:06:04 +02:00
2020-03-05 16:09:14 +00:00
2018-05-04 18:05:51 +01:00
2019-12-20 14:03:00 +00:00
2020-02-20 14:47:08 +01:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:05:28 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:06:04 +02:00
2020-06-15 22:05:28 +02:00
2019-10-22 17:44:01 +01:00
2020-03-05 12:18:16 -05:00
2020-03-17 15:18:46 +01:00
2019-03-22 16:18:07 +00:00
2020-06-23 11:39:47 +01:00
2020-06-25 09:34:52 +01:00
2020-06-24 17:18:28 -04:00
2020-06-26 18:22:36 +01:00
2020-06-23 16:07:07 +02:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:06:04 +02:00
2020-06-23 16:07:07 +02:00
2020-06-15 22:06:04 +02:00
2020-03-05 16:09:15 +00:00