Cédric Le Goater dbcabeeb54 aspeed: extend the number of host SPI controllers
The AST2500 SoC has two. Let's prepare ground for the next changes
which will add the required definitions for the second host SPI
controller.

Signed-off-by: Cédric Le Goater <clg@kaod.org>
Reviewed-by: Andrew Jeffery <andrew@aj.id.au>
Message-id: 1474977462-28032-4-git-send-email-clg@kaod.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2016-10-17 19:22:16 +01:00
..
2016-10-04 13:28:07 +01:00
2016-10-04 13:28:09 +01:00
2016-10-10 10:39:29 +01:00
2016-09-23 10:29:40 +10:00
2016-10-10 10:39:29 +01:00
2016-09-08 18:05:21 +04:00
2016-06-24 05:13:57 +03:00
2016-09-23 19:03:56 +03:00
2016-10-16 12:03:09 +11:00
2016-09-15 15:32:22 +03:00
2016-10-08 09:02:19 +03:00
2016-09-08 18:05:22 +04:00
2016-06-22 12:53:26 +02:00