Edgar E. Iglesias d6ccfc7e67 hw/arm: versal: Connect the CRL
Connect the CRL (Clock Reset LPD) to the Versal SoC.

Signed-off-by: Edgar E. Iglesias <edgar.iglesias@amd.com>
Reviewed-by: Frederic Konrad <fkonrad@amd.com>
Reviewed-by: Francisco Iglesias <francisco.iglesias@amd.com>
Message-id: 20220406174303.2022038-5-edgar.iglesias@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2022-04-21 11:37:03 +01:00
..
2022-04-06 20:03:26 +01:00
2022-04-21 11:37:03 +01:00
2022-04-20 09:36:24 +02:00
2022-04-20 09:36:24 +02:00
2022-04-20 09:36:24 +02:00
2022-04-20 10:51:11 -07:00
2022-04-20 09:36:24 +02:00
2022-04-20 09:36:24 +02:00
2022-04-20 10:51:11 -07:00
2022-04-06 10:50:37 +02:00