50b52b18cd
Update old infocenter.arm.com URLs to the equivalent developer.arm.com ones (the old URLs should redirect, but we might as well avoid the redirection notice, and the new URLs are pleasantly shorter). This commit covers the links to the MPS2 board TRM, the various Application Notes, the IoTKit and SSE-200 documents. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210215115138.20465-25-peter.maydell@linaro.org
46 lines
1.0 KiB
C
46 lines
1.0 KiB
C
/*
|
|
* ARM SSE-200 Message Handling Unit (MHU)
|
|
*
|
|
* Copyright (c) 2019 Linaro Limited
|
|
* Written by Peter Maydell
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
/*
|
|
* This is a model of the Message Handling Unit (MHU) which is part of the
|
|
* Arm SSE-200 and documented in
|
|
* https://developer.arm.com/documentation/101104/latest/
|
|
*
|
|
* QEMU interface:
|
|
* + sysbus MMIO region 0: the system information register bank
|
|
* + sysbus IRQ 0: interrupt for CPU 0
|
|
* + sysbus IRQ 1: interrupt for CPU 1
|
|
*/
|
|
|
|
#ifndef HW_MISC_ARMSSE_MHU_H
|
|
#define HW_MISC_ARMSSE_MHU_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_ARMSSE_MHU "armsse-mhu"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(ARMSSEMHU, ARMSSE_MHU)
|
|
|
|
struct ARMSSEMHU {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
qemu_irq cpu0irq;
|
|
qemu_irq cpu1irq;
|
|
|
|
uint32_t cpu0intr;
|
|
uint32_t cpu1intr;
|
|
};
|
|
|
|
#endif
|