Peter Maydell 845d27a913 hw/intc/armv7m_nvic: for v8.1M VECTPENDING hides S exceptions from NS
In Arm v8.1M the VECTPENDING field in the ICSR has new behaviour: if
the register is accessed NonSecure and the highest priority pending
enabled exception (that would be returned in the VECTPENDING field)
targets Secure, then the VECTPENDING field must read 1 rather than
the exception number of the pending exception. Implement this.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210723162146.5167-7-peter.maydell@linaro.org
2021-07-27 10:57:39 +01:00
..
2021-07-05 13:03:16 +02:00
2021-07-08 14:15:45 -05:00
2021-07-11 14:32:49 +01:00
2021-07-11 14:32:49 +01:00
2021-07-12 19:15:11 +01:00
2021-07-08 14:42:00 -05:00
2021-07-22 14:44:47 +02:00