6717f587a4
At present, all DMA transfers complete inline (so a looping descriptor queue will lock up the device). We also do not model pause/abort, arbitrarion/priority, or debug features. Signed-off-by: Grégory ESTRADE <gregory.estrade@gmail.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Andrew Baumann <Andrew.Baumann@microsoft.com> Message-id: 1457467526-8840-6-git-send-email-Andrew.Baumann@microsoft.com [AB: implement 2D mode, cleanup/refactoring for upstream submission] Signed-off-by: Andrew Baumann <Andrew.Baumann@microsoft.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
48 lines
936 B
C
48 lines
936 B
C
/*
|
|
* Raspberry Pi emulation (c) 2012 Gregory Estrade
|
|
* This code is licensed under the GNU GPLv2 and later.
|
|
*/
|
|
|
|
#ifndef BCM2835_DMA_H
|
|
#define BCM2835_DMA_H
|
|
|
|
#include "qemu-common.h"
|
|
#include "exec/address-spaces.h"
|
|
#include "hw/sysbus.h"
|
|
|
|
typedef struct {
|
|
uint32_t cs;
|
|
uint32_t conblk_ad;
|
|
uint32_t ti;
|
|
uint32_t source_ad;
|
|
uint32_t dest_ad;
|
|
uint32_t txfr_len;
|
|
uint32_t stride;
|
|
uint32_t nextconbk;
|
|
uint32_t debug;
|
|
|
|
qemu_irq irq;
|
|
} BCM2835DMAChan;
|
|
|
|
#define TYPE_BCM2835_DMA "bcm2835-dma"
|
|
#define BCM2835_DMA(obj) \
|
|
OBJECT_CHECK(BCM2835DMAState, (obj), TYPE_BCM2835_DMA)
|
|
|
|
#define BCM2835_DMA_NCHANS 16
|
|
|
|
typedef struct {
|
|
/*< private >*/
|
|
SysBusDevice busdev;
|
|
/*< public >*/
|
|
|
|
MemoryRegion iomem0, iomem15;
|
|
MemoryRegion *dma_mr;
|
|
AddressSpace dma_as;
|
|
|
|
BCM2835DMAChan chan[BCM2835_DMA_NCHANS];
|
|
uint32_t int_status;
|
|
uint32_t enable;
|
|
} BCM2835DMAState;
|
|
|
|
#endif
|