a9d3d7b17e
This patch adds fan_splitters (split IRQs) in NPCM7XX boards. Each fan splitter corresponds to 1 PWM output and can connect to multiple fan inputs (MFT devices). In NPCM7XX boards(NPCM750 EVB and Quanta GSJ boards), we initializes these splitters and connect them to their corresponding modules according their specific device trees. Reviewed-by: Doug Evans <dje@google.com> Reviewed-by: Tyrone Ting <kfting@nuvoton.com> Signed-off-by: Hao Wu <wuhaotsh@google.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 20210311180855.149764-5-wuhaotsh@google.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
140 lines
4.7 KiB
C
140 lines
4.7 KiB
C
/*
|
|
* Nuvoton NPCM7xx SoC family.
|
|
*
|
|
* Copyright 2020 Google LLC
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*/
|
|
#ifndef NPCM7XX_H
|
|
#define NPCM7XX_H
|
|
|
|
#include "hw/boards.h"
|
|
#include "hw/adc/npcm7xx_adc.h"
|
|
#include "hw/core/split-irq.h"
|
|
#include "hw/cpu/a9mpcore.h"
|
|
#include "hw/gpio/npcm7xx_gpio.h"
|
|
#include "hw/i2c/npcm7xx_smbus.h"
|
|
#include "hw/mem/npcm7xx_mc.h"
|
|
#include "hw/misc/npcm7xx_clk.h"
|
|
#include "hw/misc/npcm7xx_gcr.h"
|
|
#include "hw/misc/npcm7xx_mft.h"
|
|
#include "hw/misc/npcm7xx_pwm.h"
|
|
#include "hw/misc/npcm7xx_rng.h"
|
|
#include "hw/net/npcm7xx_emc.h"
|
|
#include "hw/nvram/npcm7xx_otp.h"
|
|
#include "hw/timer/npcm7xx_timer.h"
|
|
#include "hw/ssi/npcm7xx_fiu.h"
|
|
#include "hw/usb/hcd-ehci.h"
|
|
#include "hw/usb/hcd-ohci.h"
|
|
#include "target/arm/cpu.h"
|
|
|
|
#define NPCM7XX_MAX_NUM_CPUS (2)
|
|
|
|
/* The first half of the address space is reserved for DDR4 DRAM. */
|
|
#define NPCM7XX_DRAM_BA (0x00000000)
|
|
#define NPCM7XX_DRAM_SZ (2 * GiB)
|
|
|
|
/* Magic addresses for setting up direct kernel booting and SMP boot stubs. */
|
|
#define NPCM7XX_LOADER_START (0x00000000) /* Start of SDRAM */
|
|
#define NPCM7XX_SMP_LOADER_START (0xffff0000) /* Boot ROM */
|
|
#define NPCM7XX_SMP_BOOTREG_ADDR (0xf080013c) /* GCR.SCRPAD */
|
|
#define NPCM7XX_GIC_CPU_IF_ADDR (0xf03fe100) /* GIC within A9 */
|
|
#define NPCM7XX_BOARD_SETUP_ADDR (0xffff1000) /* Boot ROM */
|
|
|
|
#define NPCM7XX_NR_PWM_MODULES 2
|
|
|
|
typedef struct NPCM7xxMachine {
|
|
MachineState parent;
|
|
/*
|
|
* PWM fan splitter. each splitter connects to one PWM output and
|
|
* multiple MFT inputs.
|
|
*/
|
|
SplitIRQ fan_splitter[NPCM7XX_NR_PWM_MODULES *
|
|
NPCM7XX_PWM_PER_MODULE];
|
|
} NPCM7xxMachine;
|
|
|
|
#define TYPE_NPCM7XX_MACHINE MACHINE_TYPE_NAME("npcm7xx")
|
|
#define NPCM7XX_MACHINE(obj) \
|
|
OBJECT_CHECK(NPCM7xxMachine, (obj), TYPE_NPCM7XX_MACHINE)
|
|
|
|
typedef struct NPCM7xxMachineClass {
|
|
MachineClass parent;
|
|
|
|
const char *soc_type;
|
|
} NPCM7xxMachineClass;
|
|
|
|
#define NPCM7XX_MACHINE_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(NPCM7xxMachineClass, (klass), TYPE_NPCM7XX_MACHINE)
|
|
#define NPCM7XX_MACHINE_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(NPCM7xxMachineClass, (obj), TYPE_NPCM7XX_MACHINE)
|
|
|
|
typedef struct NPCM7xxState {
|
|
DeviceState parent;
|
|
|
|
ARMCPU cpu[NPCM7XX_MAX_NUM_CPUS];
|
|
A9MPPrivState a9mpcore;
|
|
|
|
MemoryRegion sram;
|
|
MemoryRegion irom;
|
|
MemoryRegion ram3;
|
|
MemoryRegion *dram;
|
|
|
|
NPCM7xxGCRState gcr;
|
|
NPCM7xxCLKState clk;
|
|
NPCM7xxTimerCtrlState tim[3];
|
|
NPCM7xxADCState adc;
|
|
NPCM7xxPWMState pwm[NPCM7XX_NR_PWM_MODULES];
|
|
NPCM7xxMFTState mft[8];
|
|
NPCM7xxOTPState key_storage;
|
|
NPCM7xxOTPState fuse_array;
|
|
NPCM7xxMCState mc;
|
|
NPCM7xxRNGState rng;
|
|
NPCM7xxGPIOState gpio[8];
|
|
NPCM7xxSMBusState smbus[16];
|
|
EHCISysBusState ehci;
|
|
OHCISysBusState ohci;
|
|
NPCM7xxFIUState fiu[2];
|
|
NPCM7xxEMCState emc[2];
|
|
} NPCM7xxState;
|
|
|
|
#define TYPE_NPCM7XX "npcm7xx"
|
|
#define NPCM7XX(obj) OBJECT_CHECK(NPCM7xxState, (obj), TYPE_NPCM7XX)
|
|
|
|
#define TYPE_NPCM730 "npcm730"
|
|
#define TYPE_NPCM750 "npcm750"
|
|
|
|
typedef struct NPCM7xxClass {
|
|
DeviceClass parent;
|
|
|
|
/* Bitmask of modules that are permanently disabled on this chip. */
|
|
uint32_t disabled_modules;
|
|
/* Number of CPU cores enabled in this SoC class (may be 1 or 2). */
|
|
uint32_t num_cpus;
|
|
} NPCM7xxClass;
|
|
|
|
#define NPCM7XX_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(NPCM7xxClass, (klass), TYPE_NPCM7XX)
|
|
#define NPCM7XX_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(NPCM7xxClass, (obj), TYPE_NPCM7XX)
|
|
|
|
/**
|
|
* npcm7xx_load_kernel - Loads memory with everything needed to boot
|
|
* @machine - The machine containing the SoC to be booted.
|
|
* @soc - The SoC containing the CPU to be booted.
|
|
*
|
|
* This will set up the ARM boot info structure for the specific NPCM7xx
|
|
* derivative and call arm_load_kernel() to set up loading of the kernel, etc.
|
|
* into memory, if requested by the user.
|
|
*/
|
|
void npcm7xx_load_kernel(MachineState *machine, NPCM7xxState *soc);
|
|
|
|
#endif /* NPCM7XX_H */
|