a6091108aa
Currently the gpex PCI controller implements no special behaviour for guest accesses to areas of the PIO and MMIO where it has not mapped any PCI devices, which means that for Arm you end up with a CPU exception due to a data abort. Most host OSes expect "like an x86 PC" behaviour, where bad accesses like this return -1 for reads and ignore writes. In the interests of not being surprising, make host CPU accesses to these windows behave as -1/discard where there's no mapped PCI device. The old behaviour generally didn't cause any problems, because almost always the guest OS will map the PCI devices and then only access where it has mapped them. One corner case where you will see this kind of access is if Linux attempts to probe legacy ISA devices via a PIO window access. So far the only case where we've seen this has been via the syzkaller fuzzer. Reported-by: Dmitry Vyukov <dvyukov@google.com> Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Acked-by: Michael S. Tsirkin <mst@redhat.com> Message-id: 20210325163315.27724-1-peter.maydell@linaro.org Fixes: https://bugs.launchpad.net/qemu/+bug/1918917 Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
74 lines
1.8 KiB
C
74 lines
1.8 KiB
C
/*
|
|
* QEMU Generic PCI Express Bridge Emulation
|
|
*
|
|
* Copyright (C) 2015 Alexander Graf <agraf@suse.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see <http://www.gnu.org/licenses/>
|
|
*/
|
|
|
|
#ifndef HW_GPEX_H
|
|
#define HW_GPEX_H
|
|
|
|
#include "exec/hwaddr.h"
|
|
#include "hw/sysbus.h"
|
|
#include "hw/pci/pci.h"
|
|
#include "hw/pci/pcie_host.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_GPEX_HOST "gpex-pcihost"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(GPEXHost, GPEX_HOST)
|
|
|
|
#define TYPE_GPEX_ROOT_DEVICE "gpex-root"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(GPEXRootState, GPEX_ROOT_DEVICE)
|
|
|
|
#define GPEX_NUM_IRQS 4
|
|
|
|
struct GPEXRootState {
|
|
/*< private >*/
|
|
PCIDevice parent_obj;
|
|
/*< public >*/
|
|
};
|
|
|
|
struct GPEXHost {
|
|
/*< private >*/
|
|
PCIExpressHost parent_obj;
|
|
/*< public >*/
|
|
|
|
GPEXRootState gpex_root;
|
|
|
|
MemoryRegion io_ioport;
|
|
MemoryRegion io_mmio;
|
|
MemoryRegion io_ioport_window;
|
|
MemoryRegion io_mmio_window;
|
|
qemu_irq irq[GPEX_NUM_IRQS];
|
|
int irq_num[GPEX_NUM_IRQS];
|
|
|
|
bool allow_unmapped_accesses;
|
|
};
|
|
|
|
struct GPEXConfig {
|
|
MemMapEntry ecam;
|
|
MemMapEntry mmio32;
|
|
MemMapEntry mmio64;
|
|
MemMapEntry pio;
|
|
int irq;
|
|
PCIBus *bus;
|
|
};
|
|
|
|
int gpex_set_irq_num(GPEXHost *s, int index, int gsi);
|
|
|
|
void acpi_dsdt_add_gpex(Aml *scope, struct GPEXConfig *cfg);
|
|
|
|
#endif /* HW_GPEX_H */
|