Max Filippov c621b4142b target/xtensa: import DSP3400 core ...

DSP3400 is a DSP core with FPU2000 option.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>

2020-08-21 12:56:45 -07:00

..

core-dc232b

…

core-dc233c

…

core-de212

…

core-de233_fpu

target/xtensa: import de233_fpu core

2020-08-21 12:53:48 -07:00

core-dsp3400

target/xtensa: import DSP3400 core

2020-08-21 12:56:45 -07:00

core-fsf

…

core-sample_controller

…

core-test_kc705_be

…

core-test_mmuhifi_c3

…

core-dc232b.c

…

core-dc233c.c

…

core-de212.c

…

core-de233_fpu.c

target/xtensa: import de233_fpu core

2020-08-21 12:53:48 -07:00

core-dsp3400.c

target/xtensa: import DSP3400 core

2020-08-21 12:56:45 -07:00

core-fsf.c

…

core-sample_controller.c

…

core-test_kc705_be.c

…

core-test_mmuhifi_c3.c

…

cpu-param.h

…

cpu-qom.h

…

cpu.c

target/xtensa: add DFPU registers and opcodes

2020-08-21 12:48:15 -07:00

cpu.h

target/xtensa: add DFPU registers and opcodes

2020-08-21 12:48:15 -07:00

dbg_helper.c

…

exc_helper.c

…

fpu_helper.c

target/xtensa: implement FPU division and square root

2020-08-21 12:48:15 -07:00

gdbstub.c

…

helper.c

…

helper.h

target/xtensa: implement FPU division and square root

2020-08-21 12:48:15 -07:00

import_core.sh

…

meson.build

target/xtensa: import DSP3400 core

2020-08-21 12:56:45 -07:00

mmu_helper.c

…

monitor.c

…

op_helper.c

…

overlay_tool.h

target/xtensa: add DFPU registers and opcodes

2020-08-21 12:48:15 -07:00

translate.c

target/xtensa: implement FPU division and square root

2020-08-21 12:48:15 -07:00

win_helper.c

…

xtensa-isa-internal.h

…

xtensa-isa.c

…

xtensa-isa.h

…

xtensa-semi.c

…