a3980bf517
The LPC (Low Pin Count) interface on a POWER8 is made accessible to
the system through the ADU (XSCOM interface). This interface is part
of set of units connected together via a local OPB (On-Chip Peripheral
Bus) which act as a bridge between the ADU and the off chip LPC
endpoints, like external flash modules.
The most important units of this OPB are :
- OPB Master: contains the ADU slave logic, a set of internal
registers and the logic to control the OPB.
- LPCHC (LPC HOST Controller): which implements a OPB Slave, a set of
internal registers and the LPC HOST Controller to control the LPC
interface.
Four address spaces are provided to the ADU :
- LPC Bus Firmware Memory
- LPC Bus Memory
- LPC Bus I/O (ISA bus)
- and the registers for the OPB Master and the LPC Host Controller
On POWER8, an intermediate hop is necessary to reach the OPB, through
a unit called the ECCB. OPB commands are simply mangled in ECCB write
commands.
On POWER9, the OPB master address space can be accessed via MMIO. The
logic is same but the code will be simpler as the XSCOM and ECCB hops
are not necessary anymore.
This version of the LPC controller model doesn't yet implement support
for the SerIRQ deserializer present in the Naples version of the chip
though some preliminary work is there.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
[clg: - updated for qemu-2.7
- ported on latest PowerNV patchset
- changed the XSCOM interface to fit new model
- QOMified the model
- moved the ISA hunks in another patch
- removed printf logging
- added a couple of UNIMP logging
- rewrote commit log ]
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Reviewed-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
68 lines
1.8 KiB
C
68 lines
1.8 KiB
C
/*
|
|
* QEMU PowerPC PowerNV LPC controller
|
|
*
|
|
* Copyright (c) 2016, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef _PPC_PNV_LPC_H
|
|
#define _PPC_PNV_LPC_H
|
|
|
|
#define TYPE_PNV_LPC "pnv-lpc"
|
|
#define PNV_LPC(obj) \
|
|
OBJECT_CHECK(PnvLpcController, (obj), TYPE_PNV_LPC)
|
|
|
|
typedef struct PnvLpcController {
|
|
DeviceState parent;
|
|
|
|
uint64_t eccb_stat_reg;
|
|
uint32_t eccb_data_reg;
|
|
|
|
/* OPB bus */
|
|
MemoryRegion opb_mr;
|
|
AddressSpace opb_as;
|
|
|
|
/* ISA IO and Memory space */
|
|
MemoryRegion isa_io;
|
|
MemoryRegion isa_mem;
|
|
|
|
/* Windows from OPB to ISA (aliases) */
|
|
MemoryRegion opb_isa_io;
|
|
MemoryRegion opb_isa_mem;
|
|
MemoryRegion opb_isa_fw;
|
|
|
|
/* Registers */
|
|
MemoryRegion lpc_hc_regs;
|
|
MemoryRegion opb_master_regs;
|
|
|
|
/* OPB Master LS registers */
|
|
uint32_t opb_irq_stat;
|
|
uint32_t opb_irq_mask;
|
|
uint32_t opb_irq_pol;
|
|
uint32_t opb_irq_input;
|
|
|
|
/* LPC HC registers */
|
|
uint32_t lpc_hc_fw_seg_idsel;
|
|
uint32_t lpc_hc_fw_rd_acc_size;
|
|
uint32_t lpc_hc_irqser_ctrl;
|
|
uint32_t lpc_hc_irqmask;
|
|
uint32_t lpc_hc_irqstat;
|
|
uint32_t lpc_hc_error_addr;
|
|
|
|
/* XSCOM registers */
|
|
MemoryRegion xscom_regs;
|
|
} PnvLpcController;
|
|
|
|
#endif /* _PPC_PNV_LPC_H */
|