Alex Bennée bc242f9bb6 target-arm: A64: Implement floating point pairwise insns
Add support for the floating-point pairwise operations
FADDP, FMAXP, FMAXNMP, FMINP and FMINNMP. To do this we use the
code which was previously handling only integer pairwise operations,
and push the integer-specific decode and handling of unallocated
cases up one level in the call tree, so we can also call it from
the floating-point section of the decoder.

Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
2014-02-20 10:35:50 +00:00
2014-02-13 14:52:06 +00:00
2014-02-15 20:26:30 +00:00
2014-02-07 16:42:13 +00:00
2014-02-15 16:10:25 +04:00
2014-02-15 16:36:40 +00:00
2014-02-15 16:10:25 +04:00
2014-02-11 22:56:37 +10:00
2014-02-11 22:56:37 +10:00
2014-02-09 09:12:38 +01:00
2014-01-24 17:40:03 +01:00
2014-02-01 13:46:06 +04:00
2014-02-15 16:10:25 +04:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%