006f8638c6
This will be used to size the TLB when more than 8 MMU modes are used by the target. Limitations come from the limited size of the immediate fields (which sometimes, as in the case of Aarch64, extend to instructions that shift the immediate). Signed-off-by: Paolo Bonzini <pbonzini@redhat.com> Message-Id: <1424436345-37924-2-git-send-email-pbonzini@redhat.com> Reviewed-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Alexander Graf <agraf@suse.de>
139 lines
4.3 KiB
C
139 lines
4.3 KiB
C
/*
|
|
* Tiny Code Generator for QEMU
|
|
*
|
|
* Copyright (c) 2008-2009 Arnaud Patard <arnaud.patard@rtp-net.org>
|
|
* Copyright (c) 2009 Aurelien Jarno <aurelien@aurel32.net>
|
|
* Based on i386/tcg-target.c - Copyright (c) 2008 Fabrice Bellard
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
#ifndef TCG_TARGET_MIPS
|
|
#define TCG_TARGET_MIPS 1
|
|
|
|
#define TCG_TARGET_INSN_UNIT_SIZE 4
|
|
#define TCG_TARGET_TLB_DISPLACEMENT_BITS 16
|
|
#define TCG_TARGET_NB_REGS 32
|
|
|
|
typedef enum {
|
|
TCG_REG_ZERO = 0,
|
|
TCG_REG_AT,
|
|
TCG_REG_V0,
|
|
TCG_REG_V1,
|
|
TCG_REG_A0,
|
|
TCG_REG_A1,
|
|
TCG_REG_A2,
|
|
TCG_REG_A3,
|
|
TCG_REG_T0,
|
|
TCG_REG_T1,
|
|
TCG_REG_T2,
|
|
TCG_REG_T3,
|
|
TCG_REG_T4,
|
|
TCG_REG_T5,
|
|
TCG_REG_T6,
|
|
TCG_REG_T7,
|
|
TCG_REG_S0,
|
|
TCG_REG_S1,
|
|
TCG_REG_S2,
|
|
TCG_REG_S3,
|
|
TCG_REG_S4,
|
|
TCG_REG_S5,
|
|
TCG_REG_S6,
|
|
TCG_REG_S7,
|
|
TCG_REG_T8,
|
|
TCG_REG_T9,
|
|
TCG_REG_K0,
|
|
TCG_REG_K1,
|
|
TCG_REG_GP,
|
|
TCG_REG_SP,
|
|
TCG_REG_S8,
|
|
TCG_REG_RA,
|
|
|
|
TCG_REG_CALL_STACK = TCG_REG_SP,
|
|
TCG_AREG0 = TCG_REG_S0,
|
|
} TCGReg;
|
|
|
|
/* used for function call generation */
|
|
#define TCG_TARGET_STACK_ALIGN 8
|
|
#define TCG_TARGET_CALL_STACK_OFFSET 16
|
|
#define TCG_TARGET_CALL_ALIGN_ARGS 1
|
|
|
|
/* MOVN/MOVZ instructions detection */
|
|
#if (defined(__mips_isa_rev) && (__mips_isa_rev >= 1)) || \
|
|
defined(_MIPS_ARCH_LOONGSON2E) || defined(_MIPS_ARCH_LOONGSON2F) || \
|
|
defined(_MIPS_ARCH_MIPS4)
|
|
#define use_movnz_instructions 1
|
|
#else
|
|
extern bool use_movnz_instructions;
|
|
#endif
|
|
|
|
/* MIPS32 instruction set detection */
|
|
#if defined(__mips_isa_rev) && (__mips_isa_rev >= 1)
|
|
#define use_mips32_instructions 1
|
|
#else
|
|
extern bool use_mips32_instructions;
|
|
#endif
|
|
|
|
/* MIPS32R2 instruction set detection */
|
|
#if defined(__mips_isa_rev) && (__mips_isa_rev >= 2)
|
|
#define use_mips32r2_instructions 1
|
|
#else
|
|
extern bool use_mips32r2_instructions;
|
|
#endif
|
|
|
|
/* optional instructions */
|
|
#define TCG_TARGET_HAS_div_i32 1
|
|
#define TCG_TARGET_HAS_rem_i32 1
|
|
#define TCG_TARGET_HAS_not_i32 1
|
|
#define TCG_TARGET_HAS_nor_i32 1
|
|
#define TCG_TARGET_HAS_andc_i32 0
|
|
#define TCG_TARGET_HAS_orc_i32 0
|
|
#define TCG_TARGET_HAS_eqv_i32 0
|
|
#define TCG_TARGET_HAS_nand_i32 0
|
|
#define TCG_TARGET_HAS_mulu2_i32 1
|
|
#define TCG_TARGET_HAS_muls2_i32 1
|
|
#define TCG_TARGET_HAS_muluh_i32 1
|
|
#define TCG_TARGET_HAS_mulsh_i32 1
|
|
|
|
/* optional instructions detected at runtime */
|
|
#define TCG_TARGET_HAS_movcond_i32 use_movnz_instructions
|
|
#define TCG_TARGET_HAS_bswap16_i32 use_mips32r2_instructions
|
|
#define TCG_TARGET_HAS_bswap32_i32 use_mips32r2_instructions
|
|
#define TCG_TARGET_HAS_deposit_i32 use_mips32r2_instructions
|
|
#define TCG_TARGET_HAS_ext8s_i32 use_mips32r2_instructions
|
|
#define TCG_TARGET_HAS_ext16s_i32 use_mips32r2_instructions
|
|
#define TCG_TARGET_HAS_rot_i32 use_mips32r2_instructions
|
|
|
|
/* optional instructions automatically implemented */
|
|
#define TCG_TARGET_HAS_neg_i32 0 /* sub rd, zero, rt */
|
|
#define TCG_TARGET_HAS_ext8u_i32 0 /* andi rt, rs, 0xff */
|
|
#define TCG_TARGET_HAS_ext16u_i32 0 /* andi rt, rs, 0xffff */
|
|
|
|
#ifdef __OpenBSD__
|
|
#include <machine/sysarch.h>
|
|
#else
|
|
#include <sys/cachectl.h>
|
|
#endif
|
|
|
|
static inline void flush_icache_range(uintptr_t start, uintptr_t stop)
|
|
{
|
|
cacheflush ((void *)start, stop-start, ICACHE);
|
|
}
|
|
|
|
#endif
|