Filip Bozuta 2c5bf8108e target/mips: Refactor handling of vector compare 'less than' (signed) instructions ... Remove unnecessary argument and provide separate function for each instruction. Signed-off-by: Filip Bozuta <Filip.Bozuta@rt-rk.com> Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com> Message-Id: <1571837825-24438-3-git-send-email-Filip.Bozuta@rt-rk.com>		2019-10-25 18:37:01 +02:00
..
alpha	target/alpha: Tidy helper_fp_exc_raise_s	2019-09-26 19:00:53 +01:00
arm	target/arm: Rely on hflags correct in cpu_get_tb_cpu_state	2019-10-24 17:16:28 +01:00
cris
hppa	target/hppa: prevent trashing of temporary in do_depw_sar()	2019-09-14 15:39:24 -04:00
i386	target/i386: Introduce Denverton CPU model	2019-10-23 23:37:42 -03:00
lm32
m68k	target/m68k/fpu_helper.c: rename the access arguments	2019-09-19 12:12:19 +02:00
microblaze	tcg: TCGMemOp is now accelerator independent MemOp	2019-09-03 08:30:38 -07:00
mips	target/mips: Refactor handling of vector compare 'less than' (signed) instructions	2019-10-25 18:37:01 +02:00
moxie
nios2
openrisc	target/openrisc: Update cpu "any" to v1.3	2019-09-04 13:01:56 -07:00
ppc	target/ppc: Fix for optimized vsl/vsr instructions	2019-10-24 09:36:55 +11:00
riscv	gdbstub: riscv: fix the fflags registers	2019-09-17 08:42:50 -07:00
s390x	s390x/kvm: Set default cpu model for all machine classes	2019-10-21 18:03:08 +02:00
sh4
sparc	target/sparc: Switch to do_transaction_failed() hook	2019-09-17 12:01:00 +01:00
tilegx	tcg: TCGMemOp is now accelerator independent MemOp	2019-09-03 08:30:38 -07:00
tricore	tcg: TCGMemOp is now accelerator independent MemOp	2019-09-03 08:30:38 -07:00
unicore32
xtensa	target/xtensa: regenerate and re-import test_mmuhifi_c3 core	2019-10-18 19:54:27 -07:00