Alistair Francis d31e970a01 riscv/opentitan: Update the OpenTitan memory layout ...

OpenTitan is currently only avalible on an FPGA platform and the memory
addresses have changed. Update to use the new memory addresses.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 8eb65314830a75d0fea3fccf77bc45b8ddd01c42.1607982831.git.alistair.francis@wdc.com

2020-12-17 21:56:44 -08:00

..

authz

…

block

block: introduce BDRV_MAX_LENGTH

2020-12-11 17:52:40 +01:00

chardev

chardev: do not use machine_init_done

2020-12-15 12:51:51 -05:00

crypto

…

disas

…

exec

poison: remove GNUC check

2020-12-15 12:53:13 -05:00

fpu

…

hw

riscv/opentitan: Update the OpenTitan memory layout

2020-12-17 21:56:44 -08:00

io

…

libdecnumber

…

migration

migration, vl: start migration via qmp_migrate_incoming

2020-12-10 12:15:14 -05:00

monitor

sev: add sev-inject-launch-secret

2020-12-10 17:33:17 -05:00

net

…

qapi

remove preconfig state

2020-12-15 12:51:48 -05:00

qemu

compiler.h: remove QEMU_GNUC_PREREQ

2020-12-15 12:53:15 -05:00

qom

…

scsi

…

standard-headers

target/i386: Support up to 32768 CPUs without IRQ remapping

2020-12-10 12:15:00 -05:00

sysemu

vl: Add option to avoid stopping VM upon guest panic

2020-12-15 12:51:58 -05:00

tcg

…

ui

console: drop qemu_console_get_ui_info

2020-12-11 08:06:39 +01:00

user

…

elf.h

…

glib-compat.h

…

qemu-common.h

vl: extract softmmu/datadir.c

2020-12-10 12:15:18 -05:00

qemu-io.h

…

trace-tcg.h

…