b36e239e08
ArchCPU is our interface with target-specific code. Use it as a forward-declared opaque pointer (abstract type), having its structure defined by each target. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-Id: <20220214183144.27402-15-f4bug@amsat.org>
173 lines
4.7 KiB
C
173 lines
4.7 KiB
C
/*
|
|
* RX emulation definition
|
|
*
|
|
* Copyright (c) 2019 Yoshinori Sato
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef RX_CPU_H
|
|
#define RX_CPU_H
|
|
|
|
#include "qemu/bitops.h"
|
|
#include "hw/registerfields.h"
|
|
#include "cpu-qom.h"
|
|
|
|
#include "exec/cpu-defs.h"
|
|
|
|
/* PSW define */
|
|
REG32(PSW, 0)
|
|
FIELD(PSW, C, 0, 1)
|
|
FIELD(PSW, Z, 1, 1)
|
|
FIELD(PSW, S, 2, 1)
|
|
FIELD(PSW, O, 3, 1)
|
|
FIELD(PSW, I, 16, 1)
|
|
FIELD(PSW, U, 17, 1)
|
|
FIELD(PSW, PM, 20, 1)
|
|
FIELD(PSW, IPL, 24, 4)
|
|
|
|
/* FPSW define */
|
|
REG32(FPSW, 0)
|
|
FIELD(FPSW, RM, 0, 2)
|
|
FIELD(FPSW, CV, 2, 1)
|
|
FIELD(FPSW, CO, 3, 1)
|
|
FIELD(FPSW, CZ, 4, 1)
|
|
FIELD(FPSW, CU, 5, 1)
|
|
FIELD(FPSW, CX, 6, 1)
|
|
FIELD(FPSW, CE, 7, 1)
|
|
FIELD(FPSW, CAUSE, 2, 6)
|
|
FIELD(FPSW, DN, 8, 1)
|
|
FIELD(FPSW, EV, 10, 1)
|
|
FIELD(FPSW, EO, 11, 1)
|
|
FIELD(FPSW, EZ, 12, 1)
|
|
FIELD(FPSW, EU, 13, 1)
|
|
FIELD(FPSW, EX, 14, 1)
|
|
FIELD(FPSW, ENABLE, 10, 5)
|
|
FIELD(FPSW, FV, 26, 1)
|
|
FIELD(FPSW, FO, 27, 1)
|
|
FIELD(FPSW, FZ, 28, 1)
|
|
FIELD(FPSW, FU, 29, 1)
|
|
FIELD(FPSW, FX, 30, 1)
|
|
FIELD(FPSW, FLAGS, 26, 4)
|
|
FIELD(FPSW, FS, 31, 1)
|
|
|
|
enum {
|
|
NUM_REGS = 16,
|
|
};
|
|
|
|
typedef struct CPUArchState {
|
|
/* CPU registers */
|
|
uint32_t regs[NUM_REGS]; /* general registers */
|
|
uint32_t psw_o; /* O bit of status register */
|
|
uint32_t psw_s; /* S bit of status register */
|
|
uint32_t psw_z; /* Z bit of status register */
|
|
uint32_t psw_c; /* C bit of status register */
|
|
uint32_t psw_u;
|
|
uint32_t psw_i;
|
|
uint32_t psw_pm;
|
|
uint32_t psw_ipl;
|
|
uint32_t bpsw; /* backup status */
|
|
uint32_t bpc; /* backup pc */
|
|
uint32_t isp; /* global base register */
|
|
uint32_t usp; /* vector base register */
|
|
uint32_t pc; /* program counter */
|
|
uint32_t intb; /* interrupt vector */
|
|
uint32_t fintv;
|
|
uint32_t fpsw;
|
|
uint64_t acc;
|
|
|
|
/* Fields up to this point are cleared by a CPU reset */
|
|
struct {} end_reset_fields;
|
|
|
|
/* Internal use */
|
|
uint32_t in_sleep;
|
|
uint32_t req_irq; /* Requested interrupt no (hard) */
|
|
uint32_t req_ipl; /* Requested interrupt level */
|
|
uint32_t ack_irq; /* execute irq */
|
|
uint32_t ack_ipl; /* execute ipl */
|
|
float_status fp_status;
|
|
qemu_irq ack; /* Interrupt acknowledge */
|
|
} CPURXState;
|
|
|
|
/*
|
|
* RXCPU:
|
|
* @env: #CPURXState
|
|
*
|
|
* A RX CPU
|
|
*/
|
|
struct ArchCPU {
|
|
/*< private >*/
|
|
CPUState parent_obj;
|
|
/*< public >*/
|
|
|
|
CPUNegativeOffsetState neg;
|
|
CPURXState env;
|
|
};
|
|
|
|
#define RX_CPU_TYPE_SUFFIX "-" TYPE_RX_CPU
|
|
#define RX_CPU_TYPE_NAME(model) model RX_CPU_TYPE_SUFFIX
|
|
#define CPU_RESOLVING_TYPE TYPE_RX_CPU
|
|
|
|
const char *rx_crname(uint8_t cr);
|
|
#ifndef CONFIG_USER_ONLY
|
|
void rx_cpu_do_interrupt(CPUState *cpu);
|
|
bool rx_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
|
#endif /* !CONFIG_USER_ONLY */
|
|
void rx_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
|
int rx_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
|
int rx_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
|
hwaddr rx_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
|
|
void rx_translate_init(void);
|
|
void rx_cpu_list(void);
|
|
void rx_cpu_unpack_psw(CPURXState *env, uint32_t psw, int rte);
|
|
|
|
#define cpu_list rx_cpu_list
|
|
|
|
#include "exec/cpu-all.h"
|
|
|
|
#define CPU_INTERRUPT_SOFT CPU_INTERRUPT_TGT_INT_0
|
|
#define CPU_INTERRUPT_FIR CPU_INTERRUPT_TGT_INT_1
|
|
|
|
#define RX_CPU_IRQ 0
|
|
#define RX_CPU_FIR 1
|
|
|
|
static inline void cpu_get_tb_cpu_state(CPURXState *env, target_ulong *pc,
|
|
target_ulong *cs_base, uint32_t *flags)
|
|
{
|
|
*pc = env->pc;
|
|
*cs_base = 0;
|
|
*flags = FIELD_DP32(0, PSW, PM, env->psw_pm);
|
|
}
|
|
|
|
static inline int cpu_mmu_index(CPURXState *env, bool ifetch)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline uint32_t rx_cpu_pack_psw(CPURXState *env)
|
|
{
|
|
uint32_t psw = 0;
|
|
psw = FIELD_DP32(psw, PSW, IPL, env->psw_ipl);
|
|
psw = FIELD_DP32(psw, PSW, PM, env->psw_pm);
|
|
psw = FIELD_DP32(psw, PSW, U, env->psw_u);
|
|
psw = FIELD_DP32(psw, PSW, I, env->psw_i);
|
|
psw = FIELD_DP32(psw, PSW, O, env->psw_o >> 31);
|
|
psw = FIELD_DP32(psw, PSW, S, env->psw_s >> 31);
|
|
psw = FIELD_DP32(psw, PSW, Z, env->psw_z == 0);
|
|
psw = FIELD_DP32(psw, PSW, C, env->psw_c);
|
|
return psw;
|
|
}
|
|
|
|
#endif /* RX_CPU_H */
|