Peter Maydell b1a0eb777d hw/intc/arm_gicv3: Implement CPU i/f SGI generation registers
Implement the registers in the GICv3 CPU interface which generate
new SGI interrupts.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Shannon Zhao <shannon.zhao@linaro.org>
Tested-by: Shannon Zhao <shannon.zhao@linaro.org>
Message-id: 1465915112-29272-18-git-send-email-peter.maydell@linaro.org
2016-06-17 15:23:51 +01:00
..
2016-06-16 18:39:03 +02:00
2016-06-16 18:39:03 +02:00
2016-06-17 16:33:48 +10:00
2016-06-16 18:39:03 +02:00
2016-06-14 16:01:03 +01:00
2016-06-14 15:59:13 +01:00
2016-06-14 15:59:15 +01:00
2016-06-16 18:39:03 +02:00
2016-06-17 03:28:03 +03:00
2016-06-14 15:59:14 +01:00
2016-06-16 18:39:03 +02:00
2016-06-17 15:59:18 +10:00
2016-06-16 18:39:03 +02:00
2016-06-16 18:39:03 +02:00