qemu/tcg/riscv
Richard Henderson aeb6326ec5 tcg/riscv: Require TCG_TARGET_REG_BITS == 64
The port currently does not support "oversize" guests, which
means riscv32 can only target 32-bit guests.  We will soon be
building TCG once for all guests.  This implies that we can
only support riscv64.

Since all Linux distributions target riscv64 not riscv32,
this is not much of a restriction and simplifies the code.

The brcond2 and setcond2 opcodes are exclusive to 32-bit hosts,
so we can and should remove the stubs.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2023-05-05 17:21:03 +01:00
..
tcg-target-con-set.h tcg/riscv: Require TCG_TARGET_REG_BITS == 64 2023-05-05 17:21:03 +01:00
tcg-target-con-str.h tcg/riscv: Split out target constraints to tcg-target-con-str.h 2021-02-02 12:12:31 -10:00
tcg-target.c.inc tcg/riscv: Require TCG_TARGET_REG_BITS == 64 2023-05-05 17:21:03 +01:00
tcg-target.h tcg/riscv: Require TCG_TARGET_REG_BITS == 64 2023-05-05 17:21:03 +01:00