qemu/target-lm32 at ab290630fad0df42ee94a81b20c48d0da2dc6f66 - qemu

History

Andreas Färber 55e5c28502 cpu: Move cpu_index field to CPUState Note that target-alpha accesses this field from TCG, now using a negative offset. Therefore the field is placed last in CPUState. Pass PowerPCCPU to [kvm]ppc_fixup_cpu() to facilitate this change. Move common parts of mips cpu_state_reset() to mips_cpu_reset(). Acked-by: Richard Henderson <rth@twiddle.net> (for alpha) [AF: Rebased onto ppc CPU subclasses and openpic changes] Signed-off-by: Andreas Färber <afaerber@suse.de>		2013-01-15 04:09:13 +01:00
..
cpu-qom.h	qom: move include files to include/qom/	2012-12-19 08:31:32 +01:00
cpu.c	cpu: Move cpu_index field to CPUState	2013-01-15 04:09:13 +01:00
cpu.h	exec: move include files to include/exec/	2012-12-19 08:31:31 +01:00
helper.c	misc: move include files to include/qemu/	2012-12-19 08:32:39 +01:00
helper.h	exec: move include files to include/exec/	2012-12-19 08:31:31 +01:00
machine.c
Makefile.objs
op_helper.c	misc: move include files to include/qemu/	2012-12-19 08:32:39 +01:00
README
TODO
translate.c	exec: move include files to include/exec/	2012-12-19 08:31:31 +01:00

README

LatticeMico32 target
--------------------

General
-------
All opcodes including the JUART CSRs are supported.


JTAG UART
---------
JTAG UART is routed to a serial console device. For the current boards it
is the second one. Ie to enable it in the qemu virtual console window use
the following command line parameters:
  -serial vc -serial vc
This will make serial0 (the lm32_uart) and serial1 (the JTAG UART)
available as virtual consoles.


Programmatically terminate the emulator
----------------------------------------
Originally neither the LatticeMico32 nor its peripherals support a
mechanism to shut down the machine. Emulation aware programs can write to a
to a special register within the system control block to shut down the
virtual machine.  For more details see hw/lm32_sys.c. The lm32-evr is the
first BSP which instantiate this model. A (32 bit) write to 0xfff0000
causes a vm shutdown.


Special instructions
--------------------
The translation recognizes one special instruction to halt the cpu:
  and r0, r0, r0
On real hardware this instruction is a nop. It is not used by GCC and
should (hopefully) not be used within hand-crafted assembly.
Insert this instruction in your idle loop to reduce the cpu load on the
host.


Ignoring the MSB of the address bus
-----------------------------------
Some SoC ignores the MSB on the address bus. Thus creating a shadow memory
area. As a general rule, 0x00000000-0x7fffffff is cached, whereas
0x80000000-0xffffffff is not cached and used to access IO devices. This
behaviour can be enabled with:
  cpu_lm32_set_phys_msb_ignore(env, 1);