mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
a7bd942c90
qemu/tests/tcg/hexagon
History
Taylor Simpson c0d86060f0 Hexagon (target/hexagon) assignment to c4 should wait until packet commit 
On Hexagon, c4 is an alias for predicate registers P3:0.  If we assign to
c4 inside a packet with reads from predicate registers, the predicate
reads should get the old values.

Test case added to tests/tcg/hexagon/preg_alias.c

Co-authored-by: Michael Lambert <mlambert@cuicinc.com>
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Message-Id: <20220210021556.9217-13-tsimpson@quicinc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
2022-03-12 09:14:22 -08:00
..
atomics.c Hexagon (tests/tcg/hexagon) TCG tests - atomics/load/store/misc 2021-02-18 07:48:22 -08:00
brev.c Hexagon (target/hexagon) bit reverse (brev) addressing 2021-05-01 16:03:10 -07:00
circ.c Hexagon (target/hexagon) fix bug in circular addressing 2022-03-12 09:14:22 -08:00
dual_stores.c Hexagon (tests/tcg/hexagon) TCG tests - atomics/load/store/misc 2021-02-18 07:48:22 -08:00
first.S Hexagon (tests/tcg/hexagon) TCG tests - atomics/load/store/misc 2021-02-18 07:48:22 -08:00
float_convs.ref tests/tcg/multiarch: Read fp flags before printf 2022-01-18 16:44:16 +00:00
float_madds.ref tests/tcg/multiarch: Read fp flags before printf 2022-01-18 16:44:16 +00:00
fpstuff.c Hexagon (target/hexagon) properly handle NaN in dfmin/dfmax/sfmin/sfmax 2022-03-12 09:14:22 -08:00
hex_sigsegv.c Hexagon (target/hexagon) probe the stores in a packet at start of commit 2021-10-06 10:29:11 -05:00
hvx_histogram_input.h Hexagon HVX (tests/tcg/hexagon) histogram test 2021-11-03 16:01:38 -05:00
hvx_histogram_row.h Hexagon HVX (tests/tcg/hexagon) histogram test 2021-11-03 16:01:38 -05:00
hvx_histogram_row.S Hexagon HVX (tests/tcg/hexagon) histogram test 2021-11-03 16:01:38 -05:00
hvx_histogram.c Hexagon HVX (tests/tcg/hexagon) histogram test 2021-11-03 16:01:38 -05:00
hvx_misc.c Hexagon HVX (target/hexagon) fix bug in HVX saturate instructions 2022-03-12 09:14:22 -08:00
load_align.c Hexagon (target/hexagon) load into shifted register instructions 2021-05-01 16:06:11 -07:00
load_unpack.c Hexagon (target/hexagon) load and unpack bytes instructions 2021-05-01 16:06:09 -07:00
Makefile.target Hexagon (tests/tcg/hexagon) test instructions that might set bits in USR 2022-03-12 09:14:22 -08:00
mem_noshuf.c Hexagon (tests/tcg/hexagon) TCG tests - atomics/load/store/misc 2021-02-18 07:48:22 -08:00
misc.c Hexagon (target/hexagon) fix l2fetch instructions 2021-06-29 11:32:50 -05:00
multi_result.c Hexagon (target/hexagon) add A4_addp_c/A4_subp_c 2021-05-01 08:31:43 -07:00
overflow.c Hexagon (tests/tcg/hexagon) update overflow test 2022-03-12 09:14:22 -08:00
preg_alias.c Hexagon (target/hexagon) assignment to c4 should wait until packet commit 2022-03-12 09:14:22 -08:00
scatter_gather.c Hexagon HVX (tests/tcg/hexagon) scatter_gather test 2021-11-03 16:01:38 -05:00
usr.c Hexagon (target/hexagon) fix bug in conv_df2uw_chop 2022-03-12 09:14:22 -08:00
vector_add_int.c Hexagon HVX (tests/tcg/hexagon) vector_add_int test 2021-11-03 16:01:37 -05:00