a0c493ae67
The qirq routines of the XiveSource and the sPAPRXive model are only used under the sPAPR IRQ backend. Simplify the overall call stack and gather all the code under spapr_qirq_xive(). It will ease future changes. Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
52 lines
1.4 KiB
C
52 lines
1.4 KiB
C
/*
|
|
* QEMU PowerPC sPAPR XIVE interrupt controller model
|
|
*
|
|
* Copyright (c) 2017-2018, IBM Corporation.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See the
|
|
* COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef PPC_SPAPR_XIVE_H
|
|
#define PPC_SPAPR_XIVE_H
|
|
|
|
#include "hw/ppc/xive.h"
|
|
|
|
#define TYPE_SPAPR_XIVE "spapr-xive"
|
|
#define SPAPR_XIVE(obj) OBJECT_CHECK(sPAPRXive, (obj), TYPE_SPAPR_XIVE)
|
|
|
|
typedef struct sPAPRXive {
|
|
XiveRouter parent;
|
|
|
|
/* Internal interrupt source for IPIs and virtual devices */
|
|
XiveSource source;
|
|
hwaddr vc_base;
|
|
|
|
/* END ESB MMIOs */
|
|
XiveENDSource end_source;
|
|
hwaddr end_base;
|
|
|
|
/* Routing table */
|
|
XiveEAS *eat;
|
|
uint32_t nr_irqs;
|
|
XiveEND *endt;
|
|
uint32_t nr_ends;
|
|
|
|
/* TIMA mapping address */
|
|
hwaddr tm_base;
|
|
MemoryRegion tm_mmio;
|
|
} sPAPRXive;
|
|
|
|
bool spapr_xive_irq_claim(sPAPRXive *xive, uint32_t lisn, bool lsi);
|
|
bool spapr_xive_irq_free(sPAPRXive *xive, uint32_t lisn);
|
|
void spapr_xive_pic_print_info(sPAPRXive *xive, Monitor *mon);
|
|
|
|
typedef struct sPAPRMachineState sPAPRMachineState;
|
|
|
|
void spapr_xive_hcall_init(sPAPRMachineState *spapr);
|
|
void spapr_dt_xive(sPAPRMachineState *spapr, uint32_t nr_servers, void *fdt,
|
|
uint32_t phandle);
|
|
void spapr_xive_set_tctx_os_cam(XiveTCTX *tctx);
|
|
|
|
#endif /* PPC_SPAPR_XIVE_H */
|