9a305c8fc7
Map 2G (q35) of memory below 4G, so the RAM pieces are nicely aligned to gigabyte borders. Keep old memory layout for (a) old machine types and (b) in case all memory fits below 4G and thus we don't have to split RAM into pieces in the first place. The later makes sure this change doesn't take away memory from 32bit guests. Signed-off-by: Gerd Hoffmann <kraxel@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
354 lines
11 KiB
C
354 lines
11 KiB
C
/*
|
|
* Q35 chipset based pc system emulator
|
|
*
|
|
* Copyright (c) 2003-2004 Fabrice Bellard
|
|
* Copyright (c) 2009, 2010
|
|
* Isaku Yamahata <yamahata at valinux co jp>
|
|
* VA Linux Systems Japan K.K.
|
|
* Copyright (C) 2012 Jason Baron <jbaron@redhat.com>
|
|
*
|
|
* This is based on pc.c, but heavily modified.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
#include "hw/hw.h"
|
|
#include "hw/loader.h"
|
|
#include "sysemu/arch_init.h"
|
|
#include "hw/i2c/smbus.h"
|
|
#include "hw/boards.h"
|
|
#include "hw/timer/mc146818rtc.h"
|
|
#include "hw/xen/xen.h"
|
|
#include "sysemu/kvm.h"
|
|
#include "hw/kvm/clock.h"
|
|
#include "hw/pci-host/q35.h"
|
|
#include "exec/address-spaces.h"
|
|
#include "hw/i386/ich9.h"
|
|
#include "hw/i386/smbios.h"
|
|
#include "hw/ide/pci.h"
|
|
#include "hw/ide/ahci.h"
|
|
#include "hw/usb.h"
|
|
#include "hw/cpu/icc_bus.h"
|
|
|
|
/* ICH9 AHCI has 6 ports */
|
|
#define MAX_SATA_PORTS 6
|
|
|
|
static bool has_pci_info;
|
|
static bool has_acpi_build = true;
|
|
static bool smbios_type1_defaults = true;
|
|
static bool gigabyte_align = true;
|
|
|
|
/* PC hardware initialisation */
|
|
static void pc_q35_init(QEMUMachineInitArgs *args)
|
|
{
|
|
ram_addr_t below_4g_mem_size, above_4g_mem_size;
|
|
Q35PCIHost *q35_host;
|
|
PCIHostState *phb;
|
|
PCIBus *host_bus;
|
|
PCIDevice *lpc;
|
|
BusState *idebus[MAX_SATA_PORTS];
|
|
ISADevice *rtc_state;
|
|
ISADevice *floppy;
|
|
MemoryRegion *pci_memory;
|
|
MemoryRegion *rom_memory;
|
|
MemoryRegion *ram_memory;
|
|
GSIState *gsi_state;
|
|
ISABus *isa_bus;
|
|
int pci_enabled = 1;
|
|
qemu_irq *cpu_irq;
|
|
qemu_irq *gsi;
|
|
qemu_irq *i8259;
|
|
int i;
|
|
ICH9LPCState *ich9_lpc;
|
|
PCIDevice *ahci;
|
|
DeviceState *icc_bridge;
|
|
PcGuestInfo *guest_info;
|
|
|
|
if (xen_enabled() && xen_hvm_init(&ram_memory) != 0) {
|
|
fprintf(stderr, "xen hardware virtual machine initialisation failed\n");
|
|
exit(1);
|
|
}
|
|
|
|
icc_bridge = qdev_create(NULL, TYPE_ICC_BRIDGE);
|
|
object_property_add_child(qdev_get_machine(), "icc-bridge",
|
|
OBJECT(icc_bridge), NULL);
|
|
|
|
pc_cpus_init(args->cpu_model, icc_bridge);
|
|
pc_acpi_init("q35-acpi-dsdt.aml");
|
|
|
|
kvmclock_create();
|
|
|
|
if (args->ram_size >= 0xb0000000) {
|
|
ram_addr_t lowmem = gigabyte_align ? 0x80000000 : 0xb0000000;
|
|
above_4g_mem_size = args->ram_size - lowmem;
|
|
below_4g_mem_size = lowmem;
|
|
} else {
|
|
above_4g_mem_size = 0;
|
|
below_4g_mem_size = args->ram_size;
|
|
}
|
|
|
|
/* pci enabled */
|
|
if (pci_enabled) {
|
|
pci_memory = g_new(MemoryRegion, 1);
|
|
memory_region_init(pci_memory, NULL, "pci", UINT64_MAX);
|
|
rom_memory = pci_memory;
|
|
} else {
|
|
pci_memory = NULL;
|
|
rom_memory = get_system_memory();
|
|
}
|
|
|
|
guest_info = pc_guest_info_init(below_4g_mem_size, above_4g_mem_size);
|
|
guest_info->has_pci_info = has_pci_info;
|
|
guest_info->isapc_ram_fw = false;
|
|
guest_info->has_acpi_build = has_acpi_build;
|
|
|
|
if (smbios_type1_defaults) {
|
|
/* These values are guest ABI, do not change */
|
|
smbios_set_type1_defaults("QEMU", "Standard PC (Q35 + ICH9, 2009)",
|
|
args->machine->name);
|
|
}
|
|
|
|
/* allocate ram and load rom/bios */
|
|
if (!xen_enabled()) {
|
|
pc_memory_init(get_system_memory(),
|
|
args->kernel_filename, args->kernel_cmdline,
|
|
args->initrd_filename,
|
|
below_4g_mem_size, above_4g_mem_size,
|
|
rom_memory, &ram_memory, guest_info);
|
|
}
|
|
|
|
/* irq lines */
|
|
gsi_state = g_malloc0(sizeof(*gsi_state));
|
|
if (kvm_irqchip_in_kernel()) {
|
|
kvm_pc_setup_irq_routing(pci_enabled);
|
|
gsi = qemu_allocate_irqs(kvm_pc_gsi_handler, gsi_state,
|
|
GSI_NUM_PINS);
|
|
} else {
|
|
gsi = qemu_allocate_irqs(gsi_handler, gsi_state, GSI_NUM_PINS);
|
|
}
|
|
|
|
/* create pci host bus */
|
|
q35_host = Q35_HOST_DEVICE(qdev_create(NULL, TYPE_Q35_HOST_DEVICE));
|
|
|
|
object_property_add_child(qdev_get_machine(), "q35", OBJECT(q35_host), NULL);
|
|
q35_host->mch.ram_memory = ram_memory;
|
|
q35_host->mch.pci_address_space = pci_memory;
|
|
q35_host->mch.system_memory = get_system_memory();
|
|
q35_host->mch.address_space_io = get_system_io();
|
|
q35_host->mch.below_4g_mem_size = below_4g_mem_size;
|
|
q35_host->mch.above_4g_mem_size = above_4g_mem_size;
|
|
q35_host->mch.guest_info = guest_info;
|
|
/* pci */
|
|
qdev_init_nofail(DEVICE(q35_host));
|
|
phb = PCI_HOST_BRIDGE(q35_host);
|
|
host_bus = phb->bus;
|
|
/* create ISA bus */
|
|
lpc = pci_create_simple_multifunction(host_bus, PCI_DEVFN(ICH9_LPC_DEV,
|
|
ICH9_LPC_FUNC), true,
|
|
TYPE_ICH9_LPC_DEVICE);
|
|
ich9_lpc = ICH9_LPC_DEVICE(lpc);
|
|
ich9_lpc->pic = gsi;
|
|
ich9_lpc->ioapic = gsi_state->ioapic_irq;
|
|
pci_bus_irqs(host_bus, ich9_lpc_set_irq, ich9_lpc_map_irq, ich9_lpc,
|
|
ICH9_LPC_NB_PIRQS);
|
|
pci_bus_set_route_irq_fn(host_bus, ich9_route_intx_pin_to_irq);
|
|
isa_bus = ich9_lpc->isa_bus;
|
|
|
|
/*end early*/
|
|
isa_bus_irqs(isa_bus, gsi);
|
|
|
|
if (kvm_irqchip_in_kernel()) {
|
|
i8259 = kvm_i8259_init(isa_bus);
|
|
} else if (xen_enabled()) {
|
|
i8259 = xen_interrupt_controller_init();
|
|
} else {
|
|
cpu_irq = pc_allocate_cpu_irq();
|
|
i8259 = i8259_init(isa_bus, cpu_irq[0]);
|
|
}
|
|
|
|
for (i = 0; i < ISA_NUM_IRQS; i++) {
|
|
gsi_state->i8259_irq[i] = i8259[i];
|
|
}
|
|
if (pci_enabled) {
|
|
ioapic_init_gsi(gsi_state, NULL);
|
|
}
|
|
qdev_init_nofail(icc_bridge);
|
|
|
|
pc_register_ferr_irq(gsi[13]);
|
|
|
|
/* init basic PC hardware */
|
|
pc_basic_device_init(isa_bus, gsi, &rtc_state, &floppy, false, 0xff0104);
|
|
|
|
/* connect pm stuff to lpc */
|
|
ich9_lpc_pm_init(lpc);
|
|
|
|
/* ahci and SATA device, for q35 1 ahci controller is built-in */
|
|
ahci = pci_create_simple_multifunction(host_bus,
|
|
PCI_DEVFN(ICH9_SATA1_DEV,
|
|
ICH9_SATA1_FUNC),
|
|
true, "ich9-ahci");
|
|
idebus[0] = qdev_get_child_bus(&ahci->qdev, "ide.0");
|
|
idebus[1] = qdev_get_child_bus(&ahci->qdev, "ide.1");
|
|
|
|
if (usb_enabled(false)) {
|
|
/* Should we create 6 UHCI according to ich9 spec? */
|
|
ehci_create_ich9_with_companions(host_bus, 0x1d);
|
|
}
|
|
|
|
/* TODO: Populate SPD eeprom data. */
|
|
smbus_eeprom_init(ich9_smb_init(host_bus,
|
|
PCI_DEVFN(ICH9_SMB_DEV, ICH9_SMB_FUNC),
|
|
0xb100),
|
|
8, NULL, 0);
|
|
|
|
pc_cmos_init(below_4g_mem_size, above_4g_mem_size, args->boot_order,
|
|
floppy, idebus[0], idebus[1], rtc_state);
|
|
|
|
/* the rest devices to which pci devfn is automatically assigned */
|
|
pc_vga_init(isa_bus, host_bus);
|
|
pc_nic_init(isa_bus, host_bus);
|
|
if (pci_enabled) {
|
|
pc_pci_device_init(host_bus);
|
|
}
|
|
}
|
|
|
|
static void pc_compat_1_7(QEMUMachineInitArgs *args)
|
|
{
|
|
smbios_type1_defaults = false;
|
|
gigabyte_align = false;
|
|
}
|
|
|
|
static void pc_compat_1_6(QEMUMachineInitArgs *args)
|
|
{
|
|
pc_compat_1_7(args);
|
|
has_pci_info = false;
|
|
rom_file_in_ram = false;
|
|
has_acpi_build = false;
|
|
}
|
|
|
|
static void pc_compat_1_5(QEMUMachineInitArgs *args)
|
|
{
|
|
pc_compat_1_6(args);
|
|
}
|
|
|
|
static void pc_compat_1_4(QEMUMachineInitArgs *args)
|
|
{
|
|
pc_compat_1_5(args);
|
|
x86_cpu_compat_set_features("n270", FEAT_1_ECX, 0, CPUID_EXT_MOVBE);
|
|
x86_cpu_compat_set_features("Westmere", FEAT_1_ECX, 0, CPUID_EXT_PCLMULQDQ);
|
|
}
|
|
|
|
static void pc_q35_init_1_7(QEMUMachineInitArgs *args)
|
|
{
|
|
pc_compat_1_7(args);
|
|
pc_q35_init(args);
|
|
}
|
|
|
|
static void pc_q35_init_1_6(QEMUMachineInitArgs *args)
|
|
{
|
|
pc_compat_1_6(args);
|
|
pc_q35_init(args);
|
|
}
|
|
|
|
static void pc_q35_init_1_5(QEMUMachineInitArgs *args)
|
|
{
|
|
pc_compat_1_5(args);
|
|
pc_q35_init(args);
|
|
}
|
|
|
|
static void pc_q35_init_1_4(QEMUMachineInitArgs *args)
|
|
{
|
|
pc_compat_1_4(args);
|
|
pc_q35_init(args);
|
|
}
|
|
|
|
#define PC_Q35_MACHINE_OPTIONS \
|
|
PC_DEFAULT_MACHINE_OPTIONS, \
|
|
.desc = "Standard PC (Q35 + ICH9, 2009)", \
|
|
.hot_add_cpu = pc_hot_add_cpu
|
|
|
|
#define PC_Q35_2_0_MACHINE_OPTIONS \
|
|
PC_Q35_MACHINE_OPTIONS, \
|
|
.default_machine_opts = "firmware=bios-256k.bin"
|
|
|
|
static QEMUMachine pc_q35_machine_v2_0 = {
|
|
PC_Q35_2_0_MACHINE_OPTIONS,
|
|
.name = "pc-q35-2.0",
|
|
.alias = "q35",
|
|
.init = pc_q35_init,
|
|
};
|
|
|
|
#define PC_Q35_1_7_MACHINE_OPTIONS PC_Q35_MACHINE_OPTIONS
|
|
|
|
static QEMUMachine pc_q35_machine_v1_7 = {
|
|
PC_Q35_1_7_MACHINE_OPTIONS,
|
|
.name = "pc-q35-1.7",
|
|
.init = pc_q35_init_1_7,
|
|
.compat_props = (GlobalProperty[]) {
|
|
PC_Q35_COMPAT_1_7,
|
|
{ /* end of list */ }
|
|
},
|
|
};
|
|
|
|
#define PC_Q35_1_6_MACHINE_OPTIONS PC_Q35_MACHINE_OPTIONS
|
|
|
|
static QEMUMachine pc_q35_machine_v1_6 = {
|
|
PC_Q35_1_6_MACHINE_OPTIONS,
|
|
.name = "pc-q35-1.6",
|
|
.init = pc_q35_init_1_6,
|
|
.compat_props = (GlobalProperty[]) {
|
|
PC_Q35_COMPAT_1_6,
|
|
{ /* end of list */ }
|
|
},
|
|
};
|
|
|
|
static QEMUMachine pc_q35_machine_v1_5 = {
|
|
PC_Q35_1_6_MACHINE_OPTIONS,
|
|
.name = "pc-q35-1.5",
|
|
.init = pc_q35_init_1_5,
|
|
.compat_props = (GlobalProperty[]) {
|
|
PC_Q35_COMPAT_1_5,
|
|
{ /* end of list */ }
|
|
},
|
|
};
|
|
|
|
#define PC_Q35_1_4_MACHINE_OPTIONS \
|
|
PC_Q35_1_6_MACHINE_OPTIONS, \
|
|
.hot_add_cpu = NULL
|
|
|
|
static QEMUMachine pc_q35_machine_v1_4 = {
|
|
PC_Q35_1_4_MACHINE_OPTIONS,
|
|
.name = "pc-q35-1.4",
|
|
.init = pc_q35_init_1_4,
|
|
.compat_props = (GlobalProperty[]) {
|
|
PC_COMPAT_1_4,
|
|
{ /* end of list */ }
|
|
},
|
|
};
|
|
|
|
static void pc_q35_machine_init(void)
|
|
{
|
|
qemu_register_machine(&pc_q35_machine_v2_0);
|
|
qemu_register_machine(&pc_q35_machine_v1_7);
|
|
qemu_register_machine(&pc_q35_machine_v1_6);
|
|
qemu_register_machine(&pc_q35_machine_v1_5);
|
|
qemu_register_machine(&pc_q35_machine_v1_4);
|
|
}
|
|
|
|
machine_init(pc_q35_machine_init);
|