172d74efda
Moved this function that is required in !TCG cases into a common code file Signed-off-by: Bruno Larsen (billionai) <bruno.larsen@eldorado.org.br> Message-Id: <20210512140813.112884-3-bruno.larsen@eldorado.org.br> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> [dwg: Fixed compile error with linux-user targets] Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
95 lines
3.1 KiB
C
95 lines
3.1 KiB
C
/*
|
|
* PowerPC CPU routines for qemu.
|
|
*
|
|
* Copyright (c) 2017 Nikunj A Dadhania, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "cpu.h"
|
|
#include "cpu-models.h"
|
|
#include "cpu-qom.h"
|
|
#include "exec/log.h"
|
|
#include "fpu/softfloat-helpers.h"
|
|
#include "mmu-hash64.h"
|
|
|
|
target_ulong cpu_read_xer(CPUPPCState *env)
|
|
{
|
|
if (is_isa300(env)) {
|
|
return env->xer | (env->so << XER_SO) |
|
|
(env->ov << XER_OV) | (env->ca << XER_CA) |
|
|
(env->ov32 << XER_OV32) | (env->ca32 << XER_CA32);
|
|
}
|
|
|
|
return env->xer | (env->so << XER_SO) | (env->ov << XER_OV) |
|
|
(env->ca << XER_CA);
|
|
}
|
|
|
|
void cpu_write_xer(CPUPPCState *env, target_ulong xer)
|
|
{
|
|
env->so = (xer >> XER_SO) & 1;
|
|
env->ov = (xer >> XER_OV) & 1;
|
|
env->ca = (xer >> XER_CA) & 1;
|
|
/* write all the flags, while reading back check of isa300 */
|
|
env->ov32 = (xer >> XER_OV32) & 1;
|
|
env->ca32 = (xer >> XER_CA32) & 1;
|
|
env->xer = xer & ~((1ul << XER_SO) |
|
|
(1ul << XER_OV) | (1ul << XER_CA) |
|
|
(1ul << XER_OV32) | (1ul << XER_CA32));
|
|
}
|
|
|
|
void ppc_store_vscr(CPUPPCState *env, uint32_t vscr)
|
|
{
|
|
env->vscr = vscr & ~(1u << VSCR_SAT);
|
|
/* Which bit we set is completely arbitrary, but clear the rest. */
|
|
env->vscr_sat.u64[0] = vscr & (1u << VSCR_SAT);
|
|
env->vscr_sat.u64[1] = 0;
|
|
set_flush_to_zero((vscr >> VSCR_NJ) & 1, &env->vec_status);
|
|
}
|
|
|
|
uint32_t ppc_get_vscr(CPUPPCState *env)
|
|
{
|
|
uint32_t sat = (env->vscr_sat.u64[0] | env->vscr_sat.u64[1]) != 0;
|
|
return env->vscr | (sat << VSCR_SAT);
|
|
}
|
|
|
|
#ifdef CONFIG_SOFTMMU
|
|
void ppc_store_sdr1(CPUPPCState *env, target_ulong value)
|
|
{
|
|
PowerPCCPU *cpu = env_archcpu(env);
|
|
qemu_log_mask(CPU_LOG_MMU, "%s: " TARGET_FMT_lx "\n", __func__, value);
|
|
assert(!cpu->vhyp);
|
|
#if defined(TARGET_PPC64)
|
|
if (mmu_is_64bit(env->mmu_model)) {
|
|
target_ulong sdr_mask = SDR_64_HTABORG | SDR_64_HTABSIZE;
|
|
target_ulong htabsize = value & SDR_64_HTABSIZE;
|
|
|
|
if (value & ~sdr_mask) {
|
|
error_report("Invalid bits 0x"TARGET_FMT_lx" set in SDR1",
|
|
value & ~sdr_mask);
|
|
value &= sdr_mask;
|
|
}
|
|
if (htabsize > 28) {
|
|
error_report("Invalid HTABSIZE 0x" TARGET_FMT_lx" stored in SDR1",
|
|
htabsize);
|
|
return;
|
|
}
|
|
}
|
|
#endif /* defined(TARGET_PPC64) */
|
|
/* FIXME: Should check for valid HTABMASK values in 32-bit case */
|
|
env->spr[SPR_SDR1] = value;
|
|
}
|
|
#endif /* CONFIG_SOFTMMU */
|