75020a7021
Signed-off-by: Dmitry Fleytman <dmitry@daynix.com> Signed-off-by: Yan Vugenfirer <yan@daynix.com> Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
144 lines
3.5 KiB
C
144 lines
3.5 KiB
C
/*
|
|
* QEMU VMWARE paravirtual devices - auxiliary code
|
|
*
|
|
* Copyright (c) 2012 Ravello Systems LTD (http://ravellosystems.com)
|
|
*
|
|
* Developed by Daynix Computing LTD (http://www.daynix.com)
|
|
*
|
|
* Authors:
|
|
* Dmitry Fleytman <dmitry@daynix.com>
|
|
* Yan Vugenfirer <yan@daynix.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*
|
|
*/
|
|
|
|
#ifndef VMWARE_UTILS_H
|
|
#define VMWARE_UTILS_H
|
|
|
|
#include "qemu/range.h"
|
|
|
|
#ifndef VMW_SHPRN
|
|
#define VMW_SHPRN(fmt, ...) do {} while (0)
|
|
#endif
|
|
|
|
/*
|
|
* Shared memory access functions with byte swap support
|
|
* Each function contains printout for reverse-engineering needs
|
|
*
|
|
*/
|
|
static inline void
|
|
vmw_shmem_read(hwaddr addr, void *buf, int len)
|
|
{
|
|
VMW_SHPRN("SHMEM r: %" PRIx64 ", len: %d to %p", addr, len, buf);
|
|
cpu_physical_memory_read(addr, buf, len);
|
|
}
|
|
|
|
static inline void
|
|
vmw_shmem_write(hwaddr addr, void *buf, int len)
|
|
{
|
|
VMW_SHPRN("SHMEM w: %" PRIx64 ", len: %d to %p", addr, len, buf);
|
|
cpu_physical_memory_write(addr, buf, len);
|
|
}
|
|
|
|
static inline void
|
|
vmw_shmem_rw(hwaddr addr, void *buf, int len, int is_write)
|
|
{
|
|
VMW_SHPRN("SHMEM r/w: %" PRIx64 ", len: %d (to %p), is write: %d",
|
|
addr, len, buf, is_write);
|
|
|
|
cpu_physical_memory_rw(addr, buf, len, is_write);
|
|
}
|
|
|
|
static inline void
|
|
vmw_shmem_set(hwaddr addr, uint8 val, int len)
|
|
{
|
|
int i;
|
|
VMW_SHPRN("SHMEM set: %" PRIx64 ", len: %d (value 0x%X)", addr, len, val);
|
|
|
|
for (i = 0; i < len; i++) {
|
|
cpu_physical_memory_write(addr + i, &val, 1);
|
|
}
|
|
}
|
|
|
|
static inline uint32_t
|
|
vmw_shmem_ld8(hwaddr addr)
|
|
{
|
|
uint8_t res = ldub_phys(addr);
|
|
VMW_SHPRN("SHMEM load8: %" PRIx64 " (value 0x%X)", addr, res);
|
|
return res;
|
|
}
|
|
|
|
static inline void
|
|
vmw_shmem_st8(hwaddr addr, uint8_t value)
|
|
{
|
|
VMW_SHPRN("SHMEM store8: %" PRIx64 " (value 0x%X)", addr, value);
|
|
stb_phys(addr, value);
|
|
}
|
|
|
|
static inline uint32_t
|
|
vmw_shmem_ld16(hwaddr addr)
|
|
{
|
|
uint16_t res = lduw_le_phys(addr);
|
|
VMW_SHPRN("SHMEM load16: %" PRIx64 " (value 0x%X)", addr, res);
|
|
return res;
|
|
}
|
|
|
|
static inline void
|
|
vmw_shmem_st16(hwaddr addr, uint16_t value)
|
|
{
|
|
VMW_SHPRN("SHMEM store16: %" PRIx64 " (value 0x%X)", addr, value);
|
|
stw_le_phys(addr, value);
|
|
}
|
|
|
|
static inline uint32_t
|
|
vmw_shmem_ld32(hwaddr addr)
|
|
{
|
|
uint32_t res = ldl_le_phys(addr);
|
|
VMW_SHPRN("SHMEM load32: %" PRIx64 " (value 0x%X)", addr, res);
|
|
return res;
|
|
}
|
|
|
|
static inline void
|
|
vmw_shmem_st32(hwaddr addr, uint32_t value)
|
|
{
|
|
VMW_SHPRN("SHMEM store32: %" PRIx64 " (value 0x%X)", addr, value);
|
|
stl_le_phys(addr, value);
|
|
}
|
|
|
|
static inline uint64_t
|
|
vmw_shmem_ld64(hwaddr addr)
|
|
{
|
|
uint64_t res = ldq_le_phys(addr);
|
|
VMW_SHPRN("SHMEM load64: %" PRIx64 " (value %" PRIx64 ")", addr, res);
|
|
return res;
|
|
}
|
|
|
|
static inline void
|
|
vmw_shmem_st64(hwaddr addr, uint64_t value)
|
|
{
|
|
VMW_SHPRN("SHMEM store64: %" PRIx64 " (value %" PRIx64 ")", addr, value);
|
|
stq_le_phys(addr, value);
|
|
}
|
|
|
|
/* Macros for simplification of operations on array-style registers */
|
|
|
|
/*
|
|
* Whether <addr> lies inside of array-style register defined by <base>,
|
|
* number of elements (<cnt>) and element size (<regsize>)
|
|
*
|
|
*/
|
|
#define VMW_IS_MULTIREG_ADDR(addr, base, cnt, regsize) \
|
|
range_covers_byte(base, cnt * regsize, addr)
|
|
|
|
/*
|
|
* Returns index of given register (<addr>) in array-style register defined by
|
|
* <base> and element size (<regsize>)
|
|
*
|
|
*/
|
|
#define VMW_MULTIREG_IDX_BY_ADDR(addr, base, regsize) \
|
|
(((addr) - (base)) / (regsize))
|
|
|
|
#endif
|