Aurelien Jarno 908680c644 target-mips: fix page fault address for LWL/LWR/LDL/LDR
When a LWL, LWR, LDL or LDR instruction triggers a page fault, QEMU
currently reports the aligned address in CP0 BadVAddr, while the Windows
NT kernel expects the unaligned address.

This patch adds a byte access with the unaligned address at the
beginning of the LWL/LWR/LDL/LDR instructions to possibly trigger a page
fault and fill the QEMU TLB.

Cc: Leon Alrae <leon.alrae@imgtec.com>
Reported-by: Hervé Poussineau <hpoussin@reactos.org>
Tested-by: Hervé Poussineau <hpoussin@reactos.org>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
2015-07-15 14:07:25 +01:00
2015-07-08 13:11:01 +02:00
2015-07-14 17:15:23 +02:00
2015-07-07 21:16:06 +01:00
2015-07-14 18:50:17 +01:00
2015-07-09 08:47:58 +02:00
2015-06-24 16:33:42 +01:00
2015-07-07 14:54:55 +02:00
2015-07-09 15:20:40 +02:00
2015-07-08 10:09:56 +03:00
2015-07-14 15:33:48 +02:00
2015-04-04 09:45:59 +03:00
2015-06-12 06:42:34 +02:00
2015-06-03 14:21:24 +03:00
2015-04-30 16:05:48 +03:00
2015-07-09 15:20:40 +02:00
2015-06-12 13:42:17 +01:00
2015-07-07 09:22:40 +01:00
2015-07-14 17:15:23 +02:00
2015-06-23 20:23:39 +03:00
2015-05-11 08:59:07 -04:00
2015-05-22 15:58:22 -04:00
2015-06-11 10:13:28 +01:00
2015-07-07 14:54:52 +02:00
2015-07-09 17:56:56 +01:00
2015-06-23 17:46:20 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%