daf4f96ece
call the helpers directly from the micro-ops. Avoid duplicated code for tlbsx. implementation. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3302 c046a42c-6fe2-441c-8c8c-71466251a162
129 lines
3.5 KiB
C
129 lines
3.5 KiB
C
/*
|
|
* PowerPC emulation definitions for qemu.
|
|
*
|
|
* Copyright (c) 2003-2007 Jocelyn Mayer
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
#if !defined (__PPC_H__)
|
|
#define __PPC_H__
|
|
|
|
#include "config.h"
|
|
|
|
#include "dyngen-exec.h"
|
|
|
|
#include "cpu.h"
|
|
#include "exec-all.h"
|
|
|
|
/* For normal operations, precise emulation should not be needed */
|
|
//#define USE_PRECISE_EMULATION 1
|
|
#define USE_PRECISE_EMULATION 0
|
|
|
|
register struct CPUPPCState *env asm(AREG0);
|
|
#if TARGET_LONG_BITS > HOST_LONG_BITS
|
|
/* no registers can be used */
|
|
#define T0 (env->t0)
|
|
#define T1 (env->t1)
|
|
#define T2 (env->t2)
|
|
#else
|
|
register unsigned long T0 asm(AREG1);
|
|
register unsigned long T1 asm(AREG2);
|
|
register unsigned long T2 asm(AREG3);
|
|
#endif
|
|
/* We may, sometime, need 64 bits registers on 32 bits target */
|
|
#if TARGET_GPR_BITS > HOST_LONG_BITS
|
|
/* no registers can be used */
|
|
#define T0_64 (env->t0)
|
|
#define T1_64 (env->t1)
|
|
#define T2_64 (env->t2)
|
|
#else
|
|
#define T0_64 T0
|
|
#define T1_64 T1
|
|
#define T2_64 T2
|
|
#endif
|
|
/* Provision for Altivec */
|
|
#define T0_avr (env->t0_avr)
|
|
#define T1_avr (env->t1_avr)
|
|
#define T2_avr (env->t2_avr)
|
|
|
|
#define FT0 (env->ft0)
|
|
#define FT1 (env->ft1)
|
|
#define FT2 (env->ft2)
|
|
|
|
#if defined (DEBUG_OP)
|
|
# define RETURN() __asm__ __volatile__("nop" : : : "memory");
|
|
#else
|
|
# define RETURN() __asm__ __volatile__("" : : : "memory");
|
|
#endif
|
|
|
|
static inline target_ulong rotl8 (target_ulong i, int n)
|
|
{
|
|
return (((uint8_t)i << n) | ((uint8_t)i >> (8 - n)));
|
|
}
|
|
|
|
static inline target_ulong rotl16 (target_ulong i, int n)
|
|
{
|
|
return (((uint16_t)i << n) | ((uint16_t)i >> (16 - n)));
|
|
}
|
|
|
|
static inline target_ulong rotl32 (target_ulong i, int n)
|
|
{
|
|
return (((uint32_t)i << n) | ((uint32_t)i >> (32 - n)));
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
static inline target_ulong rotl64 (target_ulong i, int n)
|
|
{
|
|
return (((uint64_t)i << n) | ((uint64_t)i >> (64 - n)));
|
|
}
|
|
#endif
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
#include "softmmu_exec.h"
|
|
#endif /* !defined(CONFIG_USER_ONLY) */
|
|
|
|
void do_raise_exception_err (uint32_t exception, int error_code);
|
|
void do_raise_exception (uint32_t exception);
|
|
|
|
int get_physical_address (CPUState *env, mmu_ctx_t *ctx, target_ulong vaddr,
|
|
int rw, int access_type, int check_BATs);
|
|
|
|
void ppc6xx_tlb_store (CPUState *env, target_ulong EPN, int way, int is_code,
|
|
target_ulong pte0, target_ulong pte1);
|
|
|
|
static inline void env_to_regs (void)
|
|
{
|
|
}
|
|
|
|
static inline void regs_to_env (void)
|
|
{
|
|
}
|
|
|
|
int cpu_ppc_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
|
|
int is_user, int is_softmmu);
|
|
|
|
static inline int cpu_halted (CPUState *env)
|
|
{
|
|
if (!env->halted)
|
|
return 0;
|
|
if (env->msr[MSR_EE] && (env->interrupt_request & CPU_INTERRUPT_HARD)) {
|
|
env->halted = 0;
|
|
return 0;
|
|
}
|
|
return EXCP_HALTED;
|
|
}
|
|
|
|
#endif /* !defined (__PPC_H__) */
|