8110fa1d94
Generated using: $ ./scripts/codeconverter/converter.py -i \ --pattern=TypeCheckMacro $(git grep -l '' -- '*.[ch]') Reviewed-by: Daniel P. Berrangé <berrange@redhat.com> Reviewed-by: Juan Quintela <quintela@redhat.com> Message-Id: <20200831210740.126168-12-ehabkost@redhat.com> Reviewed-by: Juan Quintela <quintela@redhat.com> Message-Id: <20200831210740.126168-13-ehabkost@redhat.com> Message-Id: <20200831210740.126168-14-ehabkost@redhat.com> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
74 lines
2.2 KiB
C
74 lines
2.2 KiB
C
/*
|
|
* ARM CMSDK APB dual-timer emulation
|
|
*
|
|
* Copyright (c) 2018 Linaro Limited
|
|
* Written by Peter Maydell
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
/*
|
|
* This is a model of the "APB dual-input timer" which is part of the Cortex-M
|
|
* System Design Kit (CMSDK) and documented in the Cortex-M System
|
|
* Design Kit Technical Reference Manual (ARM DDI0479C):
|
|
* https://developer.arm.com/products/system-design/system-design-kits/cortex-m-system-design-kit
|
|
*
|
|
* QEMU interface:
|
|
* + QOM property "pclk-frq": frequency at which the timer is clocked
|
|
* + sysbus MMIO region 0: the register bank
|
|
* + sysbus IRQ 0: combined timer interrupt TIMINTC
|
|
* + sysbus IRO 1: timer block 1 interrupt TIMINT1
|
|
* + sysbus IRQ 2: timer block 2 interrupt TIMINT2
|
|
*/
|
|
|
|
#ifndef CMSDK_APB_DUALTIMER_H
|
|
#define CMSDK_APB_DUALTIMER_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "hw/ptimer.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_CMSDK_APB_DUALTIMER "cmsdk-apb-dualtimer"
|
|
typedef struct CMSDKAPBDualTimer CMSDKAPBDualTimer;
|
|
DECLARE_INSTANCE_CHECKER(CMSDKAPBDualTimer, CMSDK_APB_DUALTIMER,
|
|
TYPE_CMSDK_APB_DUALTIMER)
|
|
|
|
|
|
/* One of the two identical timer modules in the dual-timer module */
|
|
typedef struct CMSDKAPBDualTimerModule {
|
|
CMSDKAPBDualTimer *parent;
|
|
struct ptimer_state *timer;
|
|
qemu_irq timerint;
|
|
/*
|
|
* We must track the guest LOAD and VALUE register state by hand
|
|
* rather than leaving this state only in the ptimer limit/count,
|
|
* because if CONTROL.SIZE is 0 then only the low 16 bits of the
|
|
* counter actually counts, but the high half is still guest
|
|
* accessible.
|
|
*/
|
|
uint32_t load;
|
|
uint32_t value;
|
|
uint32_t control;
|
|
uint32_t intstatus;
|
|
} CMSDKAPBDualTimerModule;
|
|
|
|
#define CMSDK_APB_DUALTIMER_NUM_MODULES 2
|
|
|
|
struct CMSDKAPBDualTimer {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
qemu_irq timerintc;
|
|
uint32_t pclk_frq;
|
|
|
|
CMSDKAPBDualTimerModule timermod[CMSDK_APB_DUALTIMER_NUM_MODULES];
|
|
uint32_t timeritcr;
|
|
uint32_t timeritop;
|
|
};
|
|
|
|
#endif
|