d10eb08f5d
We have never has the concept of global TLB entries which would avoid the flush so we never actually use this flag. Drop it and make clear that tlb_flush is the sledge-hammer it has always been. Signed-off-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Richard Henderson <rth@twiddle.net> [DG: ppc portions] Acked-by: David Gibson <david@gibson.dropbear.id.au>
61 lines
1.9 KiB
C
61 lines
1.9 KiB
C
/*
|
|
* OpenRISC interrupt helper routines
|
|
*
|
|
* Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
|
|
* Feng Gao <gf91597@gmail.com>
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "cpu.h"
|
|
#include "exec/exec-all.h"
|
|
#include "exec/helper-proto.h"
|
|
|
|
void HELPER(rfe)(CPUOpenRISCState *env)
|
|
{
|
|
OpenRISCCPU *cpu = openrisc_env_get_cpu(env);
|
|
CPUState *cs = CPU(cpu);
|
|
#ifndef CONFIG_USER_ONLY
|
|
int need_flush_tlb = (cpu->env.sr & (SR_SM | SR_IME | SR_DME)) ^
|
|
(cpu->env.esr & (SR_SM | SR_IME | SR_DME));
|
|
#endif
|
|
cpu->env.pc = cpu->env.epcr;
|
|
cpu->env.npc = cpu->env.epcr;
|
|
cpu->env.sr = cpu->env.esr;
|
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
if (cpu->env.sr & SR_DME) {
|
|
cpu->env.tlb->cpu_openrisc_map_address_data =
|
|
&cpu_openrisc_get_phys_data;
|
|
} else {
|
|
cpu->env.tlb->cpu_openrisc_map_address_data =
|
|
&cpu_openrisc_get_phys_nommu;
|
|
}
|
|
|
|
if (cpu->env.sr & SR_IME) {
|
|
cpu->env.tlb->cpu_openrisc_map_address_code =
|
|
&cpu_openrisc_get_phys_code;
|
|
} else {
|
|
cpu->env.tlb->cpu_openrisc_map_address_code =
|
|
&cpu_openrisc_get_phys_nommu;
|
|
}
|
|
|
|
if (need_flush_tlb) {
|
|
tlb_flush(cs);
|
|
}
|
|
#endif
|
|
cs->interrupt_request |= CPU_INTERRUPT_EXITTB;
|
|
}
|