8b5ed7dffa
In split irqchip mode, IOAPIC is working in user space, only update kernel irq routes when entry changed. When IR is enabled, we directly update the kernel with translated messages. It works just like a kernel cache for the remapping entries. Since KVM irqfd is using kernel gsi routes to deliver interrupts, as long as we can support split irqchip, we will support irqfd as well. Also, since kernel gsi routes will cache translated interrupts, irqfd delivery will not suffer from any performance impact due to IR. And, since we supported irqfd, vhost devices will be able to work seamlessly with IR now. Logically this should contain both vhost-net and vhost-user case. Signed-off-by: Paolo Bonzini <pbonzini@redhat.com> [move trace-events lines into target-i386/trace-events] Signed-off-by: Peter Xu <peterx@redhat.com> Reviewed-by: Paolo Bonzini <pbonzini@redhat.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
61 lines
1.9 KiB
C
61 lines
1.9 KiB
C
/*
|
|
* Common IOMMU interface for X86 platform
|
|
*
|
|
* Copyright (C) 2016 Peter Xu, Red Hat <peterx@redhat.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef IOMMU_COMMON_H
|
|
#define IOMMU_COMMON_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "hw/pci/pci.h"
|
|
|
|
#define TYPE_X86_IOMMU_DEVICE ("x86-iommu")
|
|
#define X86_IOMMU_DEVICE(obj) \
|
|
OBJECT_CHECK(X86IOMMUState, (obj), TYPE_X86_IOMMU_DEVICE)
|
|
#define X86_IOMMU_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(X86IOMMUClass, (klass), TYPE_X86_IOMMU_DEVICE)
|
|
#define X86_IOMMU_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(X86IOMMUClass, obj, TYPE_X86_IOMMU_DEVICE)
|
|
|
|
#define X86_IOMMU_PCI_DEVFN_MAX 256
|
|
#define X86_IOMMU_SID_INVALID (0xffff)
|
|
|
|
typedef struct X86IOMMUState X86IOMMUState;
|
|
typedef struct X86IOMMUClass X86IOMMUClass;
|
|
|
|
struct X86IOMMUClass {
|
|
SysBusDeviceClass parent;
|
|
/* Intel/AMD specific realize() hook */
|
|
DeviceRealize realize;
|
|
/* MSI-based interrupt remapping */
|
|
int (*int_remap)(X86IOMMUState *iommu, MSIMessage *src,
|
|
MSIMessage *dst, uint16_t sid);
|
|
};
|
|
|
|
struct X86IOMMUState {
|
|
SysBusDevice busdev;
|
|
bool intr_supported; /* Whether vIOMMU supports IR */
|
|
};
|
|
|
|
/**
|
|
* x86_iommu_get_default - get default IOMMU device
|
|
* @return: pointer to default IOMMU device
|
|
*/
|
|
X86IOMMUState *x86_iommu_get_default(void);
|
|
|
|
#endif
|